Searched refs:CSR_ESTAT (Results 1 – 6 of 6) sorted by relevance
/openbmc/qemu/target/loongarch/ |
H A D | cpu.c | 130 env->CSR_ESTAT = deposit64(env->CSR_ESTAT, irq, 1, level != 0); in loongarch_cpu_set_irq() 131 if (FIELD_EX64(env->CSR_ESTAT, CSR_ESTAT, IS)) { in loongarch_cpu_set_irq() 155 pending = FIELD_EX64(env->CSR_ESTAT, CSR_ESTAT, IS); in cpu_loongarch_hw_interrupts_pending() 245 env->CSR_ESTAT = FIELD_DP64(env->CSR_ESTAT, CSR_ESTAT, ECODE, in loongarch_cpu_do_interrupt() 247 env->CSR_ESTAT = FIELD_DP64(env->CSR_ESTAT, CSR_ESTAT, ESUBCODE, in loongarch_cpu_do_interrupt() 266 uint32_t pending = FIELD_EX64(env->CSR_ESTAT, CSR_ESTAT, IS); in loongarch_cpu_do_interrupt() 280 env->CSR_ECFG, env->CSR_ESTAT); in loongarch_cpu_do_interrupt() 294 cause, tlbfill ? "(refill)" : "", env->CSR_ESTAT, in loongarch_cpu_do_interrupt() 544 env->CSR_ESTAT = env->CSR_ESTAT & (~MAKE_64BIT_MASK(0, 2)); in loongarch_cpu_reset_hold() 767 qemu_fprintf(f, "ESTAT=%016" PRIx64 "\n", env->CSR_ESTAT); in loongarch_cpu_dump_state()
|
H A D | cpu-csr.h | 41 FIELD(CSR_ESTAT, IS, 0, 13) 42 FIELD(CSR_ESTAT, ECODE, 16, 6) 43 FIELD(CSR_ESTAT, ESUBCODE, 22, 9)
|
H A D | machine.c | 183 VMSTATE_UINT64(env.CSR_ESTAT, LoongArchCPU),
|
H A D | cpu.h | 318 uint64_t CSR_ESTAT; member
|
/openbmc/qemu/target/loongarch/tcg/ |
H A D | csr_helper.c | 56 int64_t old_v = env->CSR_ESTAT; in helper_csrwr_estat() 59 env->CSR_ESTAT = deposit64(env->CSR_ESTAT, 0, 2, val); in helper_csrwr_estat()
|
/openbmc/qemu/target/loongarch/kvm/ |
H A D | kvm.c | 151 &env->CSR_ESTAT); in kvm_loongarch_get_csr() 321 &env->CSR_ESTAT); in kvm_loongarch_put_csr()
|