Searched refs:CRS (Results 1 – 6 of 6) sorted by relevance
/openbmc/qemu/target/nios2/ |
H A D | cpu.h | 106 FIELD(CR_STATUS, CRS, 10, 6) 246 unsigned crs = FIELD_EX32(env->ctrl[CR_STATUS], CR_STATUS, CRS); in nios2_update_crs() 298 unsigned crs = FIELD_EX32(env->ctrl[CR_STATUS], CR_STATUS, CRS); in cpu_get_tb_cpu_state()
|
H A D | helper.c | 74 FIELD_EX32(old_status, CR_STATUS, CRS)); in do_exception() 97 uint32_t old_rs = FIELD_EX32(old_status, CR_STATUS, CRS); in do_eic_irq() 100 new_status = FIELD_DP32(new_status, CR_STATUS, CRS, new_rs); in do_eic_irq()
|
H A D | cpu.c | 156 RO_FIELD(CR_STATUS, CRS); in realize_cr_status() 241 if (cpu->rrs != FIELD_EX32(status, CR_STATUS, CRS)) { in eic_take_interrupt()
|
/openbmc/linux/arch/powerpc/boot/dts/ |
H A D | mpc832x_rdb.dts | 194 0 31 2 0 1 0>; /* CRS */ 214 1 13 2 0 1 0>; /* CRS */
|
/openbmc/linux/arch/powerpc/xmon/ |
H A D | ppc-opc.c | 288 #define CRS CRFS + 1 macro 292 #define CT CRS + 1 7114 {"e_bge", EBD15BI(30,8,BO32F,CBLT,0), EBD15BI_MASK, PPCVLE, 0, {CRS,B15}}, 7116 {"e_bnl", EBD15BI(30,8,BO32F,CBLT,0), EBD15BI_MASK, PPCVLE, 0, {CRS,B15}}, 7118 {"e_blt", EBD15BI(30,8,BO32T,CBLT,0), EBD15BI_MASK, PPCVLE, 0, {CRS,B15}}, 7120 {"e_bgt", EBD15BI(30,8,BO32T,CBGT,0), EBD15BI_MASK, PPCVLE, 0, {CRS,B15}}, 7122 {"e_ble", EBD15BI(30,8,BO32F,CBGT,0), EBD15BI_MASK, PPCVLE, 0, {CRS,B15}}, 7124 {"e_bng", EBD15BI(30,8,BO32F,CBGT,0), EBD15BI_MASK, PPCVLE, 0, {CRS,B15}}, 7126 {"e_bne", EBD15BI(30,8,BO32F,CBEQ,0), EBD15BI_MASK, PPCVLE, 0, {CRS,B15}}, 7128 {"e_beq", EBD15BI(30,8,BO32T,CBEQ,0), EBD15BI_MASK, PPCVLE, 0, {CRS,B15}}, [all …]
|
/openbmc/linux/drivers/gpu/drm/amd/include/ |
H A D | soc21_enum.h | 2606 CRS = 0x0000000c, enumerator
|