Home
last modified time | relevance | path

Searched refs:CP_ME_CNTL__PFP_INVALIDATE_ICACHE__SHIFT (Results 1 – 13 of 13) sorted by relevance

/openbmc/linux/drivers/gpu/drm/amd/include/asic_reg/gca/
H A Dgfx_6_0_sh_mask.h2575 #define CP_ME_CNTL__PFP_INVALIDATE_ICACHE__SHIFT 0x00000006 macro
H A Dgfx_7_2_sh_mask.h3042 #define CP_ME_CNTL__PFP_INVALIDATE_ICACHE__SHIFT 0x6 macro
H A Dgfx_8_1_sh_mask.h4172 #define CP_ME_CNTL__PFP_INVALIDATE_ICACHE__SHIFT 0x6 macro
H A Dgfx_8_0_sh_mask.h3650 #define CP_ME_CNTL__PFP_INVALIDATE_ICACHE__SHIFT 0x6 macro
/openbmc/linux/drivers/gpu/drm/amd/include/asic_reg/gc/
H A Dgc_9_0_sh_mask.h1150 #define CP_ME_CNTL__PFP_INVALIDATE_ICACHE__SHIFT … macro
H A Dgc_9_1_sh_mask.h1049 #define CP_ME_CNTL__PFP_INVALIDATE_ICACHE__SHIFT … macro
H A Dgc_9_2_1_sh_mask.h1016 #define CP_ME_CNTL__PFP_INVALIDATE_ICACHE__SHIFT … macro
H A Dgc_9_4_3_sh_mask.h1066 #define CP_ME_CNTL__PFP_INVALIDATE_ICACHE__SHIFT … macro
H A Dgc_9_4_2_sh_mask.h1649 #define CP_ME_CNTL__PFP_INVALIDATE_ICACHE__SHIFT … macro
H A Dgc_11_0_0_sh_mask.h24004 #define CP_ME_CNTL__PFP_INVALIDATE_ICACHE__SHIFT … macro
H A Dgc_10_1_0_sh_mask.h6638 #define CP_ME_CNTL__PFP_INVALIDATE_ICACHE__SHIFT … macro
H A Dgc_11_0_3_sh_mask.h26350 #define CP_ME_CNTL__PFP_INVALIDATE_ICACHE__SHIFT … macro
H A Dgc_10_3_0_sh_mask.h6904 #define CP_ME_CNTL__PFP_INVALIDATE_ICACHE__SHIFT … macro