Home
last modified time | relevance | path

Searched refs:CP_CPC_STALLED_STAT1__MEC2_WAIT_ON_RCIU_READ__SHIFT (Results 1 – 12 of 12) sorted by relevance

/openbmc/linux/drivers/gpu/drm/amd/include/asic_reg/gca/
H A Dgfx_7_2_sh_mask.h2096 #define CP_CPC_STALLED_STAT1__MEC2_WAIT_ON_RCIU_READ__SHIFT 0x12 macro
H A Dgfx_8_0_sh_mask.h2620 #define CP_CPC_STALLED_STAT1__MEC2_WAIT_ON_RCIU_READ__SHIFT 0x12 macro
H A Dgfx_8_1_sh_mask.h3142 #define CP_CPC_STALLED_STAT1__MEC2_WAIT_ON_RCIU_READ__SHIFT 0x12 macro
/openbmc/linux/drivers/gpu/drm/amd/include/asic_reg/gc/
H A Dgc_9_0_sh_mask.h676 #define CP_CPC_STALLED_STAT1__MEC2_WAIT_ON_RCIU_READ__SHIFT macro
H A Dgc_9_2_1_sh_mask.h564 #define CP_CPC_STALLED_STAT1__MEC2_WAIT_ON_RCIU_READ__SHIFT macro
H A Dgc_9_1_sh_mask.h575 #define CP_CPC_STALLED_STAT1__MEC2_WAIT_ON_RCIU_READ__SHIFT macro
H A Dgc_9_4_3_sh_mask.h605 #define CP_CPC_STALLED_STAT1__MEC2_WAIT_ON_RCIU_READ__SHIFT macro
H A Dgc_9_4_2_sh_mask.h1194 #define CP_CPC_STALLED_STAT1__MEC2_WAIT_ON_RCIU_READ__SHIFT macro
H A Dgc_11_0_0_sh_mask.h6052 #define CP_CPC_STALLED_STAT1__MEC2_WAIT_ON_RCIU_READ__SHIFT macro
H A Dgc_11_0_3_sh_mask.h6827 #define CP_CPC_STALLED_STAT1__MEC2_WAIT_ON_RCIU_READ__SHIFT macro
H A Dgc_10_1_0_sh_mask.h6110 #define CP_CPC_STALLED_STAT1__MEC2_WAIT_ON_RCIU_READ__SHIFT macro
H A Dgc_10_3_0_sh_mask.h6363 #define CP_CPC_STALLED_STAT1__MEC2_WAIT_ON_RCIU_READ__SHIFT macro