Home
last modified time | relevance | path

Searched refs:CP0SRSC2_SRS7 (Results 1 – 2 of 2) sorted by relevance

/openbmc/qemu/target/mips/
H A Dcpu.h721 #define CP0SRSC2_SRS7 0 macro
H A Dcpu-defs.c.inc308 (0x3fe << CP0SRSC2_SRS8) | (0x3fe << CP0SRSC2_SRS7),