Home
last modified time | relevance | path

Searched refs:CONFIG_SYS_DDR_TIMING_5_800 (Results 1 – 3 of 3) sorted by relevance

/openbmc/u-boot/include/configs/
H A DBSC9132QDS.h136 #define CONFIG_SYS_DDR_TIMING_5_800 0x03402400 macro
171 #define CONFIG_SYS_DDR_TIMING_5 CONFIG_SYS_DDR_TIMING_5_800
183 #define CONFIG_SYS_DDR_TIMING_5 CONFIG_SYS_DDR_TIMING_5_800
/openbmc/u-boot/board/freescale/bsc9132qds/
H A Dspl_minimal.c39 __raw_writel(CONFIG_SYS_DDR_TIMING_5_800, &ddr->timing_cfg_5); in sdram_init()
/openbmc/u-boot/scripts/
H A Dconfig_whitelist.txt2420 CONFIG_SYS_DDR_TIMING_5_800