Home
last modified time | relevance | path

Searched refs:CONFIG_SYS_DDR_TIMING_2_1333 (Results 1 – 4 of 4) sorted by relevance

/openbmc/u-boot/board/freescale/bsc9132qds/
H A Dspl_minimal.c51 __raw_writel(CONFIG_SYS_DDR_TIMING_2_1333, &ddr->timing_cfg_2); in sdram_init()
H A Dddr.c51 .timing_cfg_2 = CONFIG_SYS_DDR_TIMING_2_1333,
/openbmc/u-boot/include/configs/
H A DBSC9132QDS.h156 #define CONFIG_SYS_DDR_TIMING_2_1333 0x0FB8B114 macro
/openbmc/u-boot/scripts/
H A Dconfig_whitelist.txt2404 CONFIG_SYS_DDR_TIMING_2_1333