Home
last modified time | relevance | path

Searched refs:CONFIG_HPS_SDR_CTRLCFG_DRAMTIMING3_TRAS (Results 1 – 13 of 13) sorted by relevance

/openbmc/u-boot/board/terasic/de1-soc/qts/
H A Dsdram_config.h50 #define CONFIG_HPS_SDR_CTRLCFG_DRAMTIMING3_TRAS 15 macro
/openbmc/u-boot/board/terasic/de0-nano-soc/qts/
H A Dsdram_config.h29 #define CONFIG_HPS_SDR_CTRLCFG_DRAMTIMING3_TRAS 14 macro
/openbmc/u-boot/board/terasic/sockit/qts/
H A Dsdram_config.h46 #define CONFIG_HPS_SDR_CTRLCFG_DRAMTIMING3_TRAS 14 macro
/openbmc/u-boot/board/devboards/dbm-soc1/qts/
H A Dsdram_config.h46 #define CONFIG_HPS_SDR_CTRLCFG_DRAMTIMING3_TRAS 14 macro
/openbmc/u-boot/board/altera/arria5-socdk/qts/
H A Dsdram_config.h46 #define CONFIG_HPS_SDR_CTRLCFG_DRAMTIMING3_TRAS 19 macro
/openbmc/u-boot/board/is1/qts/
H A Dsdram_config.h46 #define CONFIG_HPS_SDR_CTRLCFG_DRAMTIMING3_TRAS 14 macro
/openbmc/u-boot/board/altera/cyclone5-socdk/qts/
H A Dsdram_config.h46 #define CONFIG_HPS_SDR_CTRLCFG_DRAMTIMING3_TRAS 14 macro
/openbmc/u-boot/board/samtec/vining_fpga/qts/
H A Dsdram_config.h46 #define CONFIG_HPS_SDR_CTRLCFG_DRAMTIMING3_TRAS 14 macro
/openbmc/u-boot/board/sr1500/qts/
H A Dsdram_config.h46 #define CONFIG_HPS_SDR_CTRLCFG_DRAMTIMING3_TRAS 14 macro
/openbmc/u-boot/board/ebv/socrates/qts/
H A Dsdram_config.h46 #define CONFIG_HPS_SDR_CTRLCFG_DRAMTIMING3_TRAS 12 macro
/openbmc/u-boot/board/terasic/de10-nano/qts/
H A Dsdram_config.h46 #define CONFIG_HPS_SDR_CTRLCFG_DRAMTIMING3_TRAS 14 macro
/openbmc/u-boot/arch/arm/mach-socfpga/
H A Dwrap_sdram_config.c60 (CONFIG_HPS_SDR_CTRLCFG_DRAMTIMING3_TRAS <<
/openbmc/u-boot/scripts/
H A Dconfig_whitelist.txt862 CONFIG_HPS_SDR_CTRLCFG_DRAMTIMING3_TRAS