Home
last modified time | relevance | path

Searched refs:COMPUTE_PGM_RSRC1__PRIV__SHIFT (Results 1 – 13 of 13) sorted by relevance

/openbmc/linux/drivers/gpu/drm/amd/include/asic_reg/gca/
H A Dgfx_6_0_sh_mask.h1907 #define COMPUTE_PGM_RSRC1__PRIV__SHIFT 0x00000014 macro
H A Dgfx_7_2_sh_mask.h7522 #define COMPUTE_PGM_RSRC1__PRIV__SHIFT 0x14 macro
H A Dgfx_8_0_sh_mask.h8310 #define COMPUTE_PGM_RSRC1__PRIV__SHIFT 0x14 macro
H A Dgfx_8_1_sh_mask.h8864 #define COMPUTE_PGM_RSRC1__PRIV__SHIFT 0x14 macro
/openbmc/linux/drivers/gpu/drm/amd/include/asic_reg/gc/
H A Dgc_9_0_sh_mask.h10275 #define COMPUTE_PGM_RSRC1__PRIV__SHIFT macro
H A Dgc_9_2_1_sh_mask.h11557 #define COMPUTE_PGM_RSRC1__PRIV__SHIFT macro
H A Dgc_9_1_sh_mask.h11760 #define COMPUTE_PGM_RSRC1__PRIV__SHIFT macro
H A Dgc_9_4_3_sh_mask.h13277 #define COMPUTE_PGM_RSRC1__PRIV__SHIFT macro
H A Dgc_9_4_2_sh_mask.h24252 #define COMPUTE_PGM_RSRC1__PRIV__SHIFT macro
H A Dgc_11_0_0_sh_mask.h14662 #define COMPUTE_PGM_RSRC1__PRIV__SHIFT macro
H A Dgc_11_0_3_sh_mask.h16810 #define COMPUTE_PGM_RSRC1__PRIV__SHIFT macro
H A Dgc_10_1_0_sh_mask.h17146 #define COMPUTE_PGM_RSRC1__PRIV__SHIFT macro
H A Dgc_10_3_0_sh_mask.h15458 #define COMPUTE_PGM_RSRC1__PRIV__SHIFT macro