Home
last modified time | relevance | path

Searched refs:CLK_VPP0_WARP0_ASYNC (Results 1 – 2 of 2) sorted by relevance

/openbmc/linux/drivers/clk/mediatek/
H A Dclk-mt8188-vpp0.c89 GATE_VPP0_2(CLK_VPP0_WARP0_ASYNC, "vpp0_warp0_async", "top_wpe_vpp", 1),
/openbmc/linux/include/dt-bindings/clock/
H A Dmediatek,mt8188-clk.h401 #define CLK_VPP0_WARP0_ASYNC 42 macro