/openbmc/linux/include/dt-bindings/clock/ |
H A D | mt8167-clk.h | 35 #define CLK_TOP_TVDPLL_D4 (CLK_TOP_NR_CLK + 11) macro
|
H A D | mt6797-clk.h | 98 #define CLK_TOP_TVDPLL_D4 88 macro
|
H A D | mediatek,mt6795-clk.h | 67 #define CLK_TOP_TVDPLL_D4 56 macro
|
H A D | mt8173-clk.h | 69 #define CLK_TOP_TVDPLL_D4 59 macro
|
H A D | mt2712-clk.h | 105 #define CLK_TOP_TVDPLL_D4 74 macro
|
H A D | mt6779-clk.h | 93 #define CLK_TOP_TVDPLL_D4 83 macro
|
H A D | mt8183-clk.h | 118 #define CLK_TOP_TVDPLL_D4 82 macro
|
H A D | mt8186-clk.h | 126 #define CLK_TOP_TVDPLL_D4 107 macro
|
H A D | mt2701-clk.h | 59 #define CLK_TOP_TVDPLL_D4 49 macro
|
H A D | mt8192-clk.h | 133 #define CLK_TOP_TVDPLL_D4 121 macro
|
/openbmc/u-boot/drivers/clk/mediatek/ |
H A D | clk-mt7623.c | 153 FACTOR0(CLK_TOP_TVDPLL_D4, CLK_APMIXED_TVDPLL, 1, 4), 324 CLK_TOP_TVDPLL_D4 331 CLK_TOP_TVDPLL_D4
|
/openbmc/u-boot/include/dt-bindings/clock/ |
H A D | mt7623-clk.h | 75 #define CLK_TOP_TVDPLL_D4 62 macro
|
/openbmc/linux/drivers/clk/mediatek/ |
H A D | clk-mt6795-topckgen.c | 422 FACTOR(CLK_TOP_TVDPLL_D4, "tvdpll_d4", "tvdpll_594m", 1, 4),
|
H A D | clk-mt8186-topckgen.c | 61 FACTOR(CLK_TOP_TVDPLL_D4, "tvdpll_d4", "tvdpll", 1, 4),
|
H A D | clk-mt8173-topckgen.c | 501 FACTOR(CLK_TOP_TVDPLL_D4, "tvdpll_d4", "tvdpll_594m", 1, 4),
|
H A D | clk-mt8167.c | 80 FACTOR(CLK_TOP_TVDPLL_D4, "tvdpll_d4", "tvdpll_ck", 1, 4),
|
H A D | clk-mt6797.c | 78 FACTOR(CLK_TOP_TVDPLL_D4, "tvdpll_d4", "tvdpll_ck", 1, 4),
|
H A D | clk-mt8183.c | 81 FACTOR(CLK_TOP_TVDPLL_D4, "tvdpll_d4", "tvdpll", 1, 4),
|
H A D | clk-mt2712.c | 112 FACTOR(CLK_TOP_TVDPLL_D4, "tvdpll_d4", "tvdpll_ck", 1, 4),
|
H A D | clk-mt8192.c | 79 FACTOR(CLK_TOP_TVDPLL_D4, "tvdpll_d4", "tvdpll", 1, 4),
|
H A D | clk-mt6779.c | 79 FACTOR(CLK_TOP_TVDPLL_D4, "tvdpll_d4", "tvdpll", 1, 4),
|
H A D | clk-mt2701.c | 110 FACTOR(CLK_TOP_TVDPLL_D4, "tvdpll_d4", "tvdpll", 1, 4),
|