Home
last modified time | relevance | path

Searched refs:CLK_TOP_SPI2_SEL (Results 1 – 6 of 6) sorted by relevance

/openbmc/u-boot/include/dt-bindings/clock/
H A Dmt7623-clk.h142 #define CLK_TOP_SPI2_SEL 128 macro
/openbmc/linux/include/dt-bindings/clock/
H A Dmt2701-clk.h130 #define CLK_TOP_SPI2_SEL 119 macro
/openbmc/u-boot/drivers/clk/mediatek/
H A Dclk-mt7623.c563 MUX_GATE(CLK_TOP_SPI2_SEL, spi_parents, 0xF0, 0, 3, 7),
690 GATE_PERI1(CLK_PERI_SPI2, CLK_TOP_SPI2_SEL, 10),
/openbmc/linux/drivers/clk/mediatek/
H A Dclk-mt2701.c580 MUX_GATE(CLK_TOP_SPI2_SEL, "spi1_sel", spi_parents,
/openbmc/linux/arch/arm/boot/dts/mediatek/
H A Dmt2701.dtsi416 <&topckgen CLK_TOP_SPI2_SEL>,
H A Dmt7623.dtsi581 <&topckgen CLK_TOP_SPI2_SEL>,