Home
last modified time | relevance | path

Searched refs:CLK_TOP_OSD_SEL (Results 1 – 4 of 4) sorted by relevance

/openbmc/u-boot/include/dt-bindings/clock/
H A Dmt7623-clk.h130 #define CLK_TOP_OSD_SEL 116 macro
/openbmc/linux/include/dt-bindings/clock/
H A Dmt2701-clk.h113 #define CLK_TOP_OSD_SEL 102 macro
/openbmc/linux/drivers/clk/mediatek/
H A Dclk-mt2701.c552 MUX_GATE(CLK_TOP_OSD_SEL, "osd_sel", nr_osd_parents,
/openbmc/u-boot/drivers/clk/mediatek/
H A Dclk-mt7623.c546 MUX_GATE(CLK_TOP_OSD_SEL, nr_osd_parents, 0xB0, 24, 3, 31),