Home
last modified time | relevance | path

Searched refs:CLK_TOP_MSDC50_3_HCLK_SEL (Results 1 – 2 of 2) sorted by relevance

/openbmc/linux/include/dt-bindings/clock/
H A Dmt2712-clk.h165 #define CLK_TOP_MSDC50_3_HCLK_SEL 134 macro
/openbmc/linux/drivers/clk/mediatek/
H A Dclk-mt2712.c702 MUX_GATE(CLK_TOP_MSDC50_3_HCLK_SEL, "msdc50_3_h_sel", msdc50_0_h_parents,