Home
last modified time | relevance | path

Searched refs:CLK_TOP_AUD_48K_TIMING (Results 1 – 7 of 7) sorted by relevance

/openbmc/linux/Documentation/devicetree/bindings/sound/
H A Dmt2701-afe-pcm.txt71 <&topckgen CLK_TOP_AUD_48K_TIMING>,
/openbmc/u-boot/include/dt-bindings/clock/
H A Dmt7623-clk.h166 #define CLK_TOP_AUD_48K_TIMING 151 macro
/openbmc/linux/include/dt-bindings/clock/
H A Dmt2701-clk.h157 #define CLK_TOP_AUD_48K_TIMING 146 macro
/openbmc/linux/drivers/clk/mediatek/
H A Dclk-mt2701.c641 GATE_TOP_AUD(CLK_TOP_AUD_48K_TIMING, "a1sys_hp_ck", "aud_mux1_div",
/openbmc/u-boot/drivers/clk/mediatek/
H A Dclk-mt7623.c479 CLK_TOP_AUD_48K_TIMING,
/openbmc/linux/arch/arm/boot/dts/mediatek/
H A Dmt2701.dtsi437 <&topckgen CLK_TOP_AUD_48K_TIMING>,
H A Dmt7623.dtsi638 <&topckgen CLK_TOP_AUD_48K_TIMING>,