Home
last modified time | relevance | path

Searched refs:CLK_TOP_ARMPLL_DIVIDER_PLL0 (Results 1 – 2 of 2) sorted by relevance

/openbmc/linux/include/dt-bindings/clock/
H A Dmt6765-clk.h108 #define CLK_TOP_ARMPLL_DIVIDER_PLL0 73 macro
/openbmc/linux/drivers/clk/mediatek/
H A Dclk-mt6765.c156 FACTOR(CLK_TOP_ARMPLL_DIVIDER_PLL0, "arm_div_pll0", "syspll_d2", 1, 1),