Home
last modified time | relevance | path

Searched refs:CLK_TOP_APLL_DIV_PDN1 (Results 1 – 2 of 2) sorted by relevance

/openbmc/linux/include/dt-bindings/clock/
H A Dmt2712-clk.h210 #define CLK_TOP_APLL_DIV_PDN1 179 macro
/openbmc/linux/drivers/clk/mediatek/
H A Dclk-mt2712.c824 GATE_TOP0(CLK_TOP_APLL_DIV_PDN1, "apll_div_pdn1", "i2so2_sel", 1),