Home
last modified time | relevance | path

Searched refs:CLK_TOP_APLL_DIV5 (Results 1 – 2 of 2) sorted by relevance

/openbmc/linux/include/dt-bindings/clock/
H A Dmt2712-clk.h206 #define CLK_TOP_APLL_DIV5 175 macro
/openbmc/linux/drivers/clk/mediatek/
H A Dclk-mt2712.c798 DIV_ADJ(CLK_TOP_APLL_DIV5, "apll_div5", "i2si1_sel", 0x128, 8, 8),