Home
last modified time | relevance | path

Searched refs:CLK_SRC_LEFTBUS_VAL (Results 1 – 2 of 2) sorted by relevance

/openbmc/u-boot/arch/arm/mach-exynos/
H A Dclock_init_exynos4.c51 writel(CLK_SRC_LEFTBUS_VAL, &clk->src_leftbus); in system_clock_init()
H A Dexynos4_setup.h155 #define CLK_SRC_LEFTBUS_VAL (MUX_GDL_SEL_SCLKMPLL) macro