Home
last modified time | relevance | path

Searched refs:CLK_SMMU_MDMA0 (Results 1 – 4 of 4) sorted by relevance

/openbmc/linux/include/dt-bindings/clock/
H A Dexynos5250.h151 #define CLK_SMMU_MDMA0 347 macro
H A Dexynos5420.h185 #define CLK_SMMU_MDMA0 504 macro
/openbmc/linux/drivers/clk/samsung/
H A Dclk-exynos5250.c450 GATE(CLK_SMMU_MDMA0, "smmu_mdma0", "div_aclk266", GATE_IP_ACP, 5, 0, 0),
H A Dclk-exynos5420.c935 GATE(CLK_SMMU_MDMA0, "smmu_mdma0", "aclk266_g2d", GATE_IP_G2D, 5, 0, 0),