Home
last modified time | relevance | path

Searched refs:CLK_SDMMC1 (Results 1 – 12 of 12) sorted by relevance

/openbmc/linux/include/dt-bindings/clock/
H A Dexynos5250.h85 #define CLK_SDMMC1 281 macro
H A Dexynos4.h136 #define CLK_SDMMC1 298 macro
H A Dexynos3250.h204 #define CLK_SDMMC1 198 macro
H A Drk3568-cru.h242 #define CLK_SDMMC1 179 macro
/openbmc/linux/drivers/clk/samsung/
H A Dclk-exynos5250.c565 GATE(CLK_SDMMC1, "sdmmc1", "div_aclk200", GATE_IP_FSYS, 13, 0, 0),
H A Dclk-exynos3250.c649 GATE(CLK_SDMMC1, "sdmmc1", "div_aclk_200", GATE_IP_FSYS, 6, 0, 0),
H A Dclk-exynos4.c845 GATE(CLK_SDMMC1, "sdmmc1", "aclk133", GATE_IP_FSYS, 6,
/openbmc/linux/arch/arm/boot/dts/samsung/
H A Dexynos3250.dtsi567 clocks = <&cmu CLK_SDMMC1>, <&cmu CLK_SCLK_MMC1>;
H A Dexynos4.dtsi331 clocks = <&clock CLK_SDMMC1>, <&clock CLK_SCLK_MMC1>;
H A Dexynos5250.dtsi564 clocks = <&clock CLK_SDMMC1>, <&clock CLK_SCLK_MMC1>;
/openbmc/linux/drivers/clk/rockchip/
H A Dclk-rk3568.c898 COMPOSITE_NODIV(CLK_SDMMC1, "clk_sdmmc1", clk_sdmmc_p, 0,
/openbmc/linux/arch/arm64/boot/dts/rockchip/
H A Drk356x.dtsi1033 clocks = <&cru HCLK_SDMMC1>, <&cru CLK_SDMMC1>,