Home
last modified time | relevance | path

Searched refs:CLK_SCLK_VPLL (Results 1 – 2 of 2) sorted by relevance

/openbmc/linux/include/dt-bindings/clock/
H A Dexynos4.h23 #define CLK_SCLK_VPLL 11 macro
/openbmc/linux/drivers/clk/samsung/
H A Dclk-exynos4.c470 MUX(CLK_SCLK_VPLL, "sclk_vpll", sclk_vpll_p4210, SRC_TOP0, 8, 1),
545 MUX(CLK_SCLK_VPLL, "sclk_vpll", mout_vpll_p, SRC_TOP0, 8, 1),
1386 clk_hw_get_rate(hws[CLK_SCLK_VPLL]), in exynos4_clk_init()