Home
last modified time | relevance | path

Searched refs:CLK_MM_MM_DISP_WDMA0 (Results 1 – 2 of 2) sorted by relevance

/openbmc/linux/drivers/clk/mediatek/
H A Dclk-mt8365-mm.c47 GATE_MM0(CLK_MM_MM_DISP_WDMA0, "mm_disp_wdma0", "mm_sel", 11),
/openbmc/linux/include/dt-bindings/clock/
H A Dmediatek,mt8365-clk.h316 #define CLK_MM_MM_DISP_WDMA0 11 macro