Searched refs:CLK_GSCL0 (Results 1 – 6 of 6) sorted by relevance
/openbmc/linux/include/dt-bindings/clock/ |
H A D | exynos5250.h | 60 #define CLK_GSCL0 256 macro
|
H A D | exynos5420.h | 164 #define CLK_GSCL0 465 macro
|
/openbmc/linux/arch/arm/boot/dts/samsung/ |
H A D | exynos5250.dtsi | 743 clocks = <&clock CLK_GSCL0>; 1026 clocks = <&clock CLK_SMMU_GSCL0>, <&clock CLK_GSCL0>;
|
H A D | exynos5420.dtsi | 806 clocks = <&clock CLK_GSCL0>; 1023 clocks = <&clock CLK_SMMU_GSCL0>, <&clock CLK_GSCL0>;
|
/openbmc/linux/drivers/clk/samsung/ |
H A D | clk-exynos5250.c | 518 GATE(CLK_GSCL0, "gscl0", "mout_aclk266_gscl_sub", GATE_IP_GSCL, 0, 0,
|
H A D | clk-exynos5420.c | 1252 GATE(CLK_GSCL0, "gscl0", "aclk300_gscl", GATE_IP_GSCL0, 0, 0, 0),
|