Home
last modified time | relevance | path

Searched refs:CLK_DSIM0 (Results 1 – 9 of 9) sorted by relevance

/openbmc/linux/include/dt-bindings/clock/
H A Dexynos5250.h145 #define CLK_DSIM0 341 macro
H A Dexynos4.h124 #define CLK_DSIM0 286 macro
H A Dexynos3250.h193 #define CLK_DSIM0 187 macro
/openbmc/linux/drivers/clk/samsung/
H A Dclk-exynos5250.c660 GATE(CLK_DSIM0, "dsim0", "mout_aclk200_disp1_sub", GATE_IP_DISP1, 3, 0,
H A Dclk-exynos3250.c628 GATE(CLK_DSIM0, "dsim0", "div_aclk_160", GATE_IP_LCD, 3, 0, 0),
H A Dclk-exynos4.c724 GATE(CLK_DSIM0, "dsim0", "aclk160", GATE_IP_LCD0, 3, 0, 0),
/openbmc/linux/arch/arm/boot/dts/samsung/
H A Dexynos3250.dtsi523 clocks = <&cmu CLK_DSIM0>, <&cmu CLK_SCLK_MIPI0>;
H A Dexynos4.dtsi197 clocks = <&clock CLK_DSIM0>, <&clock CLK_SCLK_MIPI0>;
H A Dexynos5250.dtsi826 clocks = <&clock CLK_DSIM0>, <&clock CLK_SCLK_MIPI1>;