Home
last modified time | relevance | path

Searched refs:CLK_DIV_PERIC3_VAL (Results 1 – 2 of 2) sorted by relevance

/openbmc/u-boot/arch/arm/mach-exynos/
H A Dexynos5_setup.h686 #define CLK_DIV_PERIC3_VAL (PWM_RATIO << 0) macro
865 #define CLK_DIV_PERIC3_VAL ((AUDIO2_RATIO << 28) \ macro
H A Dclock_init_exynos5.c764 writel(CLK_DIV_PERIC3_VAL, &clk->div_peric3); in exynos5250_system_clock_init()
955 writel(CLK_DIV_PERIC3_VAL, &clk->div_peric3); in exynos5420_system_clock_init()