Home
last modified time | relevance | path

Searched refs:CLKMGR_MAINPLLGRP_L4SRC_RESET_VALUE (Results 1 – 2 of 2) sorted by relevance

/openbmc/u-boot/arch/arm/mach-socfpga/include/mach/
H A Dclock_manager_gen5.h219 #define CLKMGR_MAINPLLGRP_L4SRC_RESET_VALUE 0x00000000 macro
/openbmc/u-boot/arch/arm/mach-socfpga/
H A Dclock_manager_gen5.c123 writel(CLKMGR_MAINPLLGRP_L4SRC_RESET_VALUE, in cm_basic_init()