Home
last modified time | relevance | path

Searched refs:CLKMGR_MAINPLLGRP_L4SRC_L4SP (Results 1 – 2 of 2) sorted by relevance

/openbmc/u-boot/arch/arm/mach-socfpga/include/mach/
H A Dclock_manager_gen5.h217 #define CLKMGR_MAINPLLGRP_L4SRC_L4SP BIT(1) macro
/openbmc/u-boot/arch/arm/mach-socfpga/
H A Dclock_manager_gen5.c409 reg = (reg & CLKMGR_MAINPLLGRP_L4SRC_L4SP) >> in cm_get_l4_sp_clk_hz()