Home
last modified time | relevance | path

Searched refs:CLKGEN_LCPLL1_CORE_CLK_CFG_CORE_CLK_DIV (Results 1 – 2 of 2) sorted by relevance

/openbmc/linux/drivers/net/ethernet/microchip/sparx5/
H A Dsparx5_main.c497 CLKGEN_LCPLL1_CORE_CLK_CFG_CORE_CLK_DIV | in sparx5_init_coreclock()
H A Dsparx5_main_regs.h2252 #define CLKGEN_LCPLL1_CORE_CLK_CFG_CORE_CLK_DIV GENMASK(7, 0) macro
2254 FIELD_PREP(CLKGEN_LCPLL1_CORE_CLK_CFG_CORE_CLK_DIV, x)
2256 FIELD_GET(CLKGEN_LCPLL1_CORE_CLK_CFG_CORE_CLK_DIV, x)