CLASS2_ENABLE_MAILBOX_THRESHOLD_INTR (reference) in projects: openbmc

Home

Sort by last modified time | relevance | path

Searched refs:CLASS2_ENABLE_MAILBOX_THRESHOLD_INTR (Results 1 – 3 of 3) sorted by relevance

/openbmc/linux/arch/powerpc/platforms/cell/spufs/
H A D	hw_ops.c	`75 CLASS2_ENABLE_MAILBOX_THRESHOLD_INTR); in spu_hw_mbox_stat_poll() 117 spu_int_mask_or(spu, 2, CLASS2_ENABLE_MAILBOX_THRESHOLD_INTR); in spu_hw_wbox_write()`
H A D	backing_ops.c	`108 CLASS2_ENABLE_MAILBOX_THRESHOLD_INTR; in spu_backing_mbox_stat_poll() 163 CLASS2_ENABLE_MAILBOX_THRESHOLD_INTR; in spu_backing_wbox_write()`
/openbmc/linux/arch/powerpc/include/asm/
H A D	spu.h	`480 #define CLASS2_ENABLE_MAILBOX_THRESHOLD_INTR 0x10L macro`

Last Index Update: Sun Apr 20 03:00:59 CDT 2025