Home
last modified time | relevance | path

Searched refs:CGTT_WD_CLK_CTRL__PERF_ENABLE_MASK (Results 1 – 10 of 10) sorted by relevance

/openbmc/linux/drivers/gpu/drm/amd/include/asic_reg/gca/
H A Dgfx_7_2_sh_mask.h15921 #define CGTT_WD_CLK_CTRL__PERF_ENABLE_MASK 0x2000000 macro
H A Dgfx_8_0_sh_mask.h18061 #define CGTT_WD_CLK_CTRL__PERF_ENABLE_MASK 0x2000000 macro
H A Dgfx_8_1_sh_mask.h18651 #define CGTT_WD_CLK_CTRL__PERF_ENABLE_MASK 0x2000000 macro
/openbmc/linux/drivers/gpu/drm/amd/include/asic_reg/gc/
H A Dgc_9_0_sh_mask.h25907 #define CGTT_WD_CLK_CTRL__PERF_ENABLE_MASK macro
H A Dgc_9_2_1_sh_mask.h27419 #define CGTT_WD_CLK_CTRL__PERF_ENABLE_MASK macro
H A Dgc_9_1_sh_mask.h27193 #define CGTT_WD_CLK_CTRL__PERF_ENABLE_MASK macro
H A Dgc_9_4_3_sh_mask.h29805 #define CGTT_WD_CLK_CTRL__PERF_ENABLE_MASK macro
H A Dgc_11_0_3_sh_mask.h40461 #define CGTT_WD_CLK_CTRL__PERF_ENABLE_MASK macro
H A Dgc_10_1_0_sh_mask.h37987 #define CGTT_WD_CLK_CTRL__PERF_ENABLE_MASK macro
H A Dgc_10_3_0_sh_mask.h34876 #define CGTT_WD_CLK_CTRL__PERF_ENABLE_MASK macro