Home
last modified time | relevance | path

Searched refs:CGTS_CU5_SP0_CTRL_REG__SP00_MASK (Results 1 – 8 of 8) sorted by relevance

/openbmc/linux/drivers/gpu/drm/amd/include/asic_reg/gca/
H A Dgfx_7_2_sh_mask.h9811 #define CGTS_CU5_SP0_CTRL_REG__SP00_MASK 0x7f macro
H A Dgfx_8_0_sh_mask.h11535 #define CGTS_CU5_SP0_CTRL_REG__SP00_MASK 0x7f macro
H A Dgfx_8_1_sh_mask.h11933 #define CGTS_CU5_SP0_CTRL_REG__SP00_MASK 0x7f macro
/openbmc/linux/drivers/gpu/drm/amd/include/asic_reg/gc/
H A Dgc_9_0_sh_mask.h24445 #define CGTS_CU5_SP0_CTRL_REG__SP00_MASK … macro
H A Dgc_9_2_1_sh_mask.h25867 #define CGTS_CU5_SP0_CTRL_REG__SP00_MASK … macro
H A Dgc_9_1_sh_mask.h25736 #define CGTS_CU5_SP0_CTRL_REG__SP00_MASK … macro
H A Dgc_9_4_3_sh_mask.h28252 #define CGTS_CU5_SP0_CTRL_REG__SP00_MASK … macro
H A Dgc_9_4_2_sh_mask.h18157 #define CGTS_CU5_SP0_CTRL_REG__SP00_MASK … macro