Home
last modified time | relevance | path

Searched refs:CGTS_CU0_SP0_CTRL_REG__SP01__SHIFT (Results 1 – 8 of 8) sorted by relevance

/openbmc/linux/drivers/gpu/drm/amd/include/asic_reg/gca/
H A Dgfx_7_2_sh_mask.h9352 #define CGTS_CU0_SP0_CTRL_REG__SP01__SHIFT 0x10 macro
H A Dgfx_8_0_sh_mask.h11076 #define CGTS_CU0_SP0_CTRL_REG__SP01__SHIFT 0x10 macro
H A Dgfx_8_1_sh_mask.h11474 #define CGTS_CU0_SP0_CTRL_REG__SP01__SHIFT 0x10 macro
/openbmc/linux/drivers/gpu/drm/amd/include/asic_reg/gc/
H A Dgc_9_0_sh_mask.h23945 #define CGTS_CU0_SP0_CTRL_REG__SP01__SHIFT … macro
H A Dgc_9_2_1_sh_mask.h25367 #define CGTS_CU0_SP0_CTRL_REG__SP01__SHIFT … macro
H A Dgc_9_1_sh_mask.h25236 #define CGTS_CU0_SP0_CTRL_REG__SP01__SHIFT … macro
H A Dgc_9_4_3_sh_mask.h27742 #define CGTS_CU0_SP0_CTRL_REG__SP01__SHIFT … macro
H A Dgc_9_4_2_sh_mask.h17752 #define CGTS_CU0_SP0_CTRL_REG__SP01__SHIFT … macro