Home
last modified time | relevance | path

Searched refs:CGTS_CU0_SP0_CTRL_REG__SP00_MASK (Results 1 – 8 of 8) sorted by relevance

/openbmc/linux/drivers/gpu/drm/amd/include/asic_reg/gca/
H A Dgfx_7_2_sh_mask.h9341 #define CGTS_CU0_SP0_CTRL_REG__SP00_MASK 0x7f macro
H A Dgfx_8_0_sh_mask.h11065 #define CGTS_CU0_SP0_CTRL_REG__SP00_MASK 0x7f macro
H A Dgfx_8_1_sh_mask.h11463 #define CGTS_CU0_SP0_CTRL_REG__SP00_MASK 0x7f macro
/openbmc/linux/drivers/gpu/drm/amd/include/asic_reg/gc/
H A Dgc_9_0_sh_mask.h23950 #define CGTS_CU0_SP0_CTRL_REG__SP00_MASK macro
H A Dgc_9_2_1_sh_mask.h25372 #define CGTS_CU0_SP0_CTRL_REG__SP00_MASK macro
H A Dgc_9_1_sh_mask.h25241 #define CGTS_CU0_SP0_CTRL_REG__SP00_MASK macro
H A Dgc_9_4_3_sh_mask.h27747 #define CGTS_CU0_SP0_CTRL_REG__SP00_MASK macro
H A Dgc_9_4_2_sh_mask.h17757 #define CGTS_CU0_SP0_CTRL_REG__SP00_MASK macro