Home
last modified time | relevance | path

Searched refs:CCM_PLL5_CTRL_K (Results 1 – 4 of 4) sorted by relevance

/openbmc/u-boot/arch/arm/mach-sunxi/
H A Ddram_sun4i.c258 reg_val |= CCM_PLL5_CTRL_K(CCM_PLL5_CTRL_K_X(3)); in mctl_setup_dram_clock()
263 reg_val |= CCM_PLL5_CTRL_K(CCM_PLL5_CTRL_K_X(4)); in mctl_setup_dram_clock()
268 reg_val |= CCM_PLL5_CTRL_K(CCM_PLL5_CTRL_K_X(2)); in mctl_setup_dram_clock()
273 reg_val |= CCM_PLL5_CTRL_K(CCM_PLL5_CTRL_K_X(3)); in mctl_setup_dram_clock()
278 reg_val |= CCM_PLL5_CTRL_K(CCM_PLL5_CTRL_K_X(3)); in mctl_setup_dram_clock()
283 reg_val |= CCM_PLL5_CTRL_K(CCM_PLL5_CTRL_K_X(2)); in mctl_setup_dram_clock()
H A Dclock_sun6i.c211 CCM_PLL5_CTRL_K(k) | CCM_PLL5_CTRL_M(m), &ccm->pll5_cfg); in clock_set_pll5()
/openbmc/u-boot/arch/arm/include/asm/arch-sunxi/
H A Dclock_sun4i.h222 #define CCM_PLL5_CTRL_K(n) (((n) & 0x3) << 4) macro
224 #define CCM_PLL5_CTRL_K_MASK CCM_PLL5_CTRL_K(0x3)
H A Dclock_sun6i.h223 #define CCM_PLL5_CTRL_K(n) ((((n) - 1) & 0x3) << 4) macro