Home
last modified time | relevance | path

Searched refs:BIF_CFG_DEV0_EPF1_0_LINK_CNTL__PM_CONTROL_MASK (Results 1 – 8 of 8) sorted by relevance

/openbmc/linux/drivers/gpu/drm/amd/include/asic_reg/nbio/
H A Dnbio_7_4_sh_mask.h4831 #define BIF_CFG_DEV0_EPF1_0_LINK_CNTL__PM_CONTROL_MASK macro
29071 #define BIF_CFG_DEV0_EPF1_0_LINK_CNTL__PM_CONTROL_MASK macro
H A Dnbio_7_9_0_sh_mask.h11967 #define BIF_CFG_DEV0_EPF1_0_LINK_CNTL__PM_CONTROL_MASK macro
H A Dnbio_4_3_0_sh_mask.h13482 #define BIF_CFG_DEV0_EPF1_0_LINK_CNTL__PM_CONTROL_MASK macro
H A Dnbio_7_0_sh_mask.h5051 #define BIF_CFG_DEV0_EPF1_0_LINK_CNTL__PM_CONTROL_MASK macro
H A Dnbio_2_3_sh_mask.h7421 #define BIF_CFG_DEV0_EPF1_0_LINK_CNTL__PM_CONTROL_MASK macro
H A Dnbio_6_1_sh_mask.h3639 #define BIF_CFG_DEV0_EPF1_0_LINK_CNTL__PM_CONTROL_MASK macro
H A Dnbio_7_7_0_sh_mask.h49550 #define BIF_CFG_DEV0_EPF1_0_LINK_CNTL__PM_CONTROL_MASK macro
H A Dnbio_7_2_0_sh_mask.h53376 #define BIF_CFG_DEV0_EPF1_0_LINK_CNTL__PM_CONTROL_MASK macro