Home
last modified time | relevance | path

Searched refs:AUX_DPHY_RX_CONTROL1 (Results 1 – 6 of 6) sorted by relevance

/openbmc/linux/drivers/gpu/drm/amd/display/dc/dce/
H A Ddce_link_encoder.h42 SRI(AUX_DPHY_RX_CONTROL1, DP_AUX, id)
139 uint32_t AUX_DPHY_RX_CONTROL1; member
H A Ddce_aux.h40 SRI(AUX_DPHY_RX_CONTROL1, DP_AUX, id), \
59 uint32_t AUX_DPHY_RX_CONTROL1; member
H A Ddce_aux.c477 …REG_GET_2(AUX_DPHY_RX_CONTROL1, AUX_RX_TIMEOUT_LEN, &prev_length, AUX_RX_TIMEOUT_LEN_MUL, &prev_mu… in dce_aux_configure_timeout()
497 …REG_UPDATE_SEQ_2(AUX_DPHY_RX_CONTROL1, AUX_RX_TIMEOUT_LEN, length, AUX_RX_TIMEOUT_LEN_MUL, multipl… in dce_aux_configure_timeout()
/openbmc/linux/drivers/gpu/drm/amd/display/dc/dcn10/
H A Ddcn10_link_encoder.h37 SRI(AUX_DPHY_RX_CONTROL1, DP_AUX, id)
77 uint32_t AUX_DPHY_RX_CONTROL1; member
/openbmc/linux/drivers/gpu/drm/amd/display/dc/dcn20/
H A Ddcn20_link_encoder.c339 AUX_REG_WRITE(AUX_DPHY_RX_CONTROL1, enc->ctx->dc_bios->golden_table.aux_dphy_rx_control1_val); in enc2_hw_init()
/openbmc/linux/drivers/gpu/drm/amd/display/dc/dcn32/
H A Ddcn32_resource.h310 SRI_ARR(AUX_DPHY_RX_CONTROL1, DP_AUX, id) \
586 SRI_ARR(AUX_DPHY_RX_CONTROL1, DP_AUX, id), \