Home
last modified time | relevance | path

Searched refs:ATTRX__ATTR_PAL_RW_ENB__SHIFT (Results 1 – 15 of 15) sorted by relevance

/openbmc/linux/drivers/gpu/drm/amd/include/asic_reg/dce/
H A Ddce_6_0_sh_mask.h445 #define ATTRX__ATTR_PAL_RW_ENB__SHIFT 0x00000005 macro
H A Ddce_8_0_sh_mask.h10874 #define ATTRX__ATTR_PAL_RW_ENB__SHIFT 0x5 macro
H A Ddce_10_0_sh_mask.h11258 #define ATTRX__ATTR_PAL_RW_ENB__SHIFT 0x5 macro
H A Ddce_11_0_sh_mask.h11070 #define ATTRX__ATTR_PAL_RW_ENB__SHIFT 0x5 macro
H A Ddce_11_2_sh_mask.h12324 #define ATTRX__ATTR_PAL_RW_ENB__SHIFT 0x5 macro
H A Ddce_12_0_sh_mask.h2196 #define ATTRX__ATTR_PAL_RW_ENB__SHIFT macro
/openbmc/linux/drivers/gpu/drm/amd/include/asic_reg/dcn/
H A Ddcn_3_0_3_sh_mask.h233 #define ATTRX__ATTR_PAL_RW_ENB__SHIFT macro
H A Ddcn_3_2_1_sh_mask.h4431 #define ATTRX__ATTR_PAL_RW_ENB__SHIFT macro
H A Ddcn_1_0_sh_mask.h835 #define ATTRX__ATTR_PAL_RW_ENB__SHIFT macro
H A Ddcn_3_1_5_sh_mask.h5136 #define ATTRX__ATTR_PAL_RW_ENB__SHIFT macro
H A Ddcn_3_1_6_sh_mask.h343 #define ATTRX__ATTR_PAL_RW_ENB__SHIFT macro
H A Ddcn_3_0_2_sh_mask.h246 #define ATTRX__ATTR_PAL_RW_ENB__SHIFT macro
H A Ddcn_3_0_0_sh_mask.h227 #define ATTRX__ATTR_PAL_RW_ENB__SHIFT macro
H A Ddcn_2_0_0_sh_mask.h246 #define ATTRX__ATTR_PAL_RW_ENB__SHIFT macro
H A Ddcn_3_2_0_sh_mask.h4430 #define ATTRX__ATTR_PAL_RW_ENB__SHIFT macro