Home
last modified time | relevance | path

Searched refs:ARM_MAX_VQ (Results 1 – 10 of 10) sorted by relevance

/openbmc/qemu/target/arm/
H A Dcpu64.c130 max_vq = vq <= ARM_MAX_VQ ? vq - 1 : ARM_MAX_VQ; in arm_cpu_sve_finalize()
390 *ptr_default_vq = ARM_MAX_VQ; in cpu_arm_set_default_vec_len()
439 for (vq = 1; vq <= ARM_MAX_VQ; ++vq) { in aarch64_add_sve_properties()
464 for (vq = 1; vq <= ARM_MAX_VQ; vq <<= 1) { in aarch64_add_sme_properties()
H A Dmachine.c262 VMSTATE_UINT64_SUB_ARRAY(d, ARMVectorReg, 2, ARM_MAX_VQ - 2),
272 VMSTATE_UINT64_ARRAY(p, ARMPredicateReg, 2 * ARM_MAX_VQ / 8),
296 VMSTATE_UINT64_ARRAY(d, ARMVectorReg, ARM_MAX_VQ * 2),
318 VMSTATE_STRUCT_ARRAY(env.zarray, ARMCPU, ARM_MAX_VQ * 16, 0,
H A Darm-qmp-cmds.c83 QEMU_BUILD_BUG_ON(ARM_MAX_VQ > 16);
H A Dcpu.h174 # define ARM_MAX_VQ 16 macro
176 # define ARM_MAX_VQ 1 macro
180 uint64_t d[2 * ARM_MAX_VQ] QEMU_ALIGNED(16);
186 uint64_t p[DIV_ROUND_UP(2 * ARM_MAX_VQ, 8)] QEMU_ALIGNED(16);
720 ARMVectorReg zarray[ARM_MAX_VQ * 16];
H A Darch_dump.c191 uint64_t tmp[ARM_MAX_VQ * 2], *r; in aarch64_write_elf64_sve()
H A Dkvm.c1856 if (vq > ARM_MAX_VQ) { in kvm_arm_sve_get_vls()
1859 vls[0] &= MAKE_64BIT_MASK(0, ARM_MAX_VQ); in kvm_arm_sve_get_vls()
2028 uint64_t tmp[ARM_MAX_VQ * 2]; in kvm_arch_put_sve()
H A Dhelper.c7243 uint32_t len = ARM_MAX_VQ - 1; in sve_vqm1_for_el_sm()
7283 QEMU_BUILD_BUG_ON(ARM_MAX_VQ > 16); in zcr_write()
7411 QEMU_BUILD_BUG_ON(ARM_MAX_VQ > R_SMCR_LEN_MASK + 1); in smcr_write()
12774 assert(vq >= 1 && vq <= ARM_MAX_VQ); in aarch64_sve_narrow_vq()
12779 memset(&env->vfp.zregs[i].d[2 * vq], 0, 16 * (ARM_MAX_VQ - vq)); in aarch64_sve_narrow_vq()
12787 for (j = vq / 4; j < ARM_MAX_VQ / 4; j++) { in aarch64_sve_narrow_vq()
/openbmc/qemu/linux-user/aarch64/
H A Dtarget_prctl.h43 vq = MIN(vq, ARM_MAX_VQ); in do_prctl_sve_set_vl()
/openbmc/qemu/target/arm/tcg/
H A Dcpu64.c141 if (max_vq == 0 || max_vq > ARM_MAX_VQ) { in cpu_max_set_sve_max_vq()
144 ARM_MAX_VQ); in cpu_max_set_sve_max_vq()
1285 cpu->sve_vq.supported = MAKE_64BIT_MASK(0, ARM_MAX_VQ); in aarch64_max_tcg_initfn()
H A Dsve_helper.c6945 void *host[ARM_MAX_VQ * 4]; in DO_LDFF1_ZPZ_S()