Home
last modified time | relevance | path

Searched refs:ARM_CP_CONST (Results 1 – 3 of 3) sorted by relevance

/openbmc/qemu/target/arm/
H A Dcortex-regs.c40 .access = PL1_RW, .type = ARM_CP_CONST, .resetvalue = 0 },
43 .access = PL1_RW, .type = ARM_CP_CONST, .resetvalue = 0 },
46 .access = PL1_RW, .type = ARM_CP_CONST, .resetvalue = 0 },
49 .access = PL1_RW, .type = ARM_CP_CONST, .resetvalue = 0 },
52 .access = PL1_RW, .type = ARM_CP_CONST | ARM_CP_64BIT, .resetvalue = 0 },
55 .access = PL1_RW, .type = ARM_CP_CONST, .resetvalue = 0 },
58 .access = PL1_RW, .type = ARM_CP_CONST | ARM_CP_64BIT, .resetvalue = 0 },
61 .access = PL1_RW, .type = ARM_CP_CONST, .resetvalue = 0 },
64 .access = PL1_RW, .type = ARM_CP_CONST | ARM_CP_64BIT, .resetvalue = 0 },
67 .access = PL1_RW, .type = ARM_CP_CONST, .resetvalue = 0 },
[all …]
H A Ddebug_helper.c960 .type = ARM_CP_CONST | ARM_CP_NO_GDB, .resetvalue = 0 },
964 .type = ARM_CP_CONST, .resetvalue = 0 },
967 .type = ARM_CP_CONST | ARM_CP_NO_GDB, .resetvalue = 0 },
983 .type = ARM_CP_CONST, .resetvalue = 0 },
993 .type = ARM_CP_CONST, .resetvalue = 0 },
997 .type = ARM_CP_CONST, .resetvalue = 0 },
1002 .type = ARM_CP_CONST, .resetvalue = 0 },
1006 .type = ARM_CP_CONST, .resetvalue = 0 },
1011 .type = ARM_CP_CONST, .resetvalue = 0 },
1033 .type = ARM_CP_CONST | ARM_CP_NO_GDB, .resetvalue = 0 },
[all …]
H A Dcpregs-pmu.c1291 .access = PL0_R, .accessfn = pmreg_access, .type = ARM_CP_CONST, in define_pm_cpregs()
1296 .access = PL0_R, .accessfn = pmreg_access, .type = ARM_CP_CONST, in define_pm_cpregs()
1301 .access = PL0_R, .accessfn = pmreg_access, .type = ARM_CP_CONST, in define_pm_cpregs()
1306 .access = PL0_R, .accessfn = pmreg_access, .type = ARM_CP_CONST, in define_pm_cpregs()
1324 .access = PL0_R, .accessfn = pmreg_access, .type = ARM_CP_CONST, in define_pm_cpregs()
1329 .access = PL0_R, .accessfn = pmreg_access, .type = ARM_CP_CONST, in define_pm_cpregs()
1340 .access = PL1_R, .accessfn = pmreg_access, .type = ARM_CP_CONST, in define_pm_cpregs()