Home
last modified time | relevance | path

Searched refs:ARMV7M_EXCP_BUS (Results 1 – 3 of 3) sorted by relevance

/openbmc/qemu/hw/intc/
H A Darmv7m_nvic.c187 case ARMV7M_EXCP_BUS: in exc_targets_secure()
714 case ARMV7M_EXCP_BUS: in armv7m_nvic_set_pending_lazyfp()
1216 if (s->vectors[ARMV7M_EXCP_BUS].active) { in nvic_readl()
1219 if (s->vectors[ARMV7M_EXCP_BUS].pending) { in nvic_readl()
1222 if (s->vectors[ARMV7M_EXCP_BUS].enabled) { in nvic_readl()
1730 s->sec_vectors[ARMV7M_EXCP_BUS].enabled = (value & (1 << 17)) != 0; in nvic_writel()
1755 s->vectors[ARMV7M_EXCP_BUS].active = (value & (1 << 1)) != 0; in nvic_writel()
1756 s->vectors[ARMV7M_EXCP_BUS].pending = (value & (1 << 14)) != 0; in nvic_writel()
1757 s->vectors[ARMV7M_EXCP_BUS].enabled = (value & (1 << 17)) != 0; in nvic_writel()
2185 case ARMV7M_EXCP_BUS: in shpr_bank()
/openbmc/qemu/target/arm/tcg/
H A Dm_helper.c268 exc = ARMV7M_EXCP_BUS; in v7m_stack_write()
338 exc = ARMV7M_EXCP_BUS; in v7m_stack_read()
1026 bfrdy = armv7m_nvic_get_ready_status(nvic, ARMV7M_EXCP_BUS, false); in v7m_update_fpccr()
2031 armv7m_nvic_set_pending(env->nvic, ARMV7M_EXCP_BUS, false); in v7m_read_half_insn()
2083 armv7m_nvic_set_pending(env->nvic, ARMV7M_EXCP_BUS, false); in v7m_read_sg_stack_word()
2321 armv7m_nvic_set_pending(env->nvic, ARMV7M_EXCP_BUS, false); in arm_v7m_cpu_do_interrupt()
/openbmc/qemu/target/arm/
H A Dcpu.h71 #define ARMV7M_EXCP_BUS 5 macro