Home
last modified time | relevance | path

Searched refs:APBC_APBCLK (Results 1 – 4 of 4) sorted by relevance

/openbmc/u-boot/arch/arm/cpu/arm926ejs/armada100/
H A Dcpu.c13 #define UARTCLK14745KHZ (APBC_APBCLK | APBC_FNCLK | APBC_FNCLKSEL(1))
38 writel(APBC_APBCLK | APBC_FNCLK, &apb1clkres->aib); in arch_cpu_init()
46 writel(APBC_APBCLK, &apb1clkres->gpio); in arch_cpu_init()
50 writel(APBC_RST | APBC_FNCLK | APBC_APBCLK, &apb1clkres->twsi0); in arch_cpu_init()
51 writel(APBC_FNCLK | APBC_APBCLK, &apb1clkres->twsi0); in arch_cpu_init()
54 writel(APBC_RST | APBC_FNCLK | APBC_APBCLK, &apb1clkres->twsi1); in arch_cpu_init()
55 writel(APBC_FNCLK | APBC_APBCLK, &apb1clkres->twsi1); in arch_cpu_init()
H A Dtimer.c108 writel(APBC_APBCLK | APBC_FNCLK | APBC_FNCLKSEL(3), &apb1clkres->timers); in timer_init()
154 writel(APBC_APBCLK | APBC_FNCLK | APBC_RST, &mpmu->wdtpcr); in reset_cpu()
156 writel(APBC_APBCLK | APBC_FNCLK, &mpmu->wdtpcr); in reset_cpu()
/openbmc/linux/drivers/clk/mmp/
H A Dclk-apbc.c18 #define APBC_APBCLK (1 << 0) /* APB Bus Clock Enable */ macro
60 data |= APBC_APBCLK; in clk_apbc_prepare()
107 data &= ~APBC_APBCLK; in clk_apbc_unprepare()
/openbmc/u-boot/arch/arm/include/asm/arch-armada100/
H A Darmada100.h15 #define APBC_APBCLK (1<<0) /* APB Bus Clock Enable */ macro