/openbmc/linux/tools/testing/selftests/bpf/ |
H A D | test_offload.py | 748 sim, = simdev.nsims 813 sim, = simdev.nsims variable 1020 sim.set_mtu(9000) 1024 sim.set_mtu(1500) 1078 sim.unset_xdp("") 1079 sim.unset_xdp("") 1100 simdev, sim = test_multi_prog(simdev, sim, obj, "", 1) variable 1101 simdev, sim = test_multi_prog(simdev, sim, obj, "drv", 1) variable 1102 simdev, sim = test_multi_prog(simdev, sim, obj, "generic", 2) variable 1183 sim.set_ns(ns) [all …]
|
/openbmc/linux/Documentation/admin-guide/gpio/ |
H A D | gpio-sim.rst | 14 The gpio-sim module registers a configfs subsystem called ``'gpio-sim'``. For 21 **Group:** ``/config/gpio-sim`` 25 **Group:** ``/config/gpio-sim/gpio-device`` 29 **Attribute:** ``/config/gpio-sim/gpio-device/live`` 38 **Group:** ``/config/gpio-sim/gpio-device/gpio-bankX`` 83 ``"gpio-sim,label"`` - chip label 93 gpio-sim { 100 gpio-sim,label = "dt-bank0"; 101 gpio-line-names = "", "sim-foo", "", "sim-bar"; 108 gpio-sim,label = "dt-bank1"; [all …]
|
H A D | index.rst | 13 gpio-sim
|
/openbmc/linux/arch/arm/mach-imx/ |
H A D | mach-imx7ulp.c | 22 struct regmap *sim; in imx7ulp_set_revision() local 25 sim = syscon_regmap_lookup_by_compatible("fsl,imx7ulp-sim"); in imx7ulp_set_revision() 26 if (IS_ERR(sim)) { in imx7ulp_set_revision() 31 if (regmap_read(sim, SIM_JTAG_ID_REG, &revision)) { in imx7ulp_set_revision()
|
/openbmc/linux/Documentation/devicetree/bindings/arm/freescale/ |
H A D | fsl,imx7ulp-sim.yaml | 4 $id: http://devicetree.org/schemas/arm/freescale/fsl,imx7ulp-sim.yaml# 21 - const: fsl,imx7ulp-sim 35 sim@410a3000 { 36 compatible = "fsl,imx7ulp-sim", "syscon";
|
/openbmc/linux/arch/powerpc/boot/dts/ |
H A D | iss4xx.dts | 34 model = "PowerPC,4xx"; // real CPU changed in sim 38 i-cache-line-size = <32>; // may need fixup in sim 39 d-cache-line-size = <32>; // may need fixup in sim 40 i-cache-size = <32768>; /* may need fixup in sim */ 41 d-cache-size = <32768>; /* may need fixup in sim */ 109 compatible = "ibm,iss-sim-block-device";
|
H A D | iss4xx-mpic.dts | 36 model = "PowerPC,4xx"; // real CPU changed in sim 50 model = "PowerPC,4xx"; // real CPU changed in sim 66 model = "PowerPC,4xx"; // real CPU changed in sim 82 model = "PowerPC,4xx"; // real CPU changed in sim 148 compatible = "ibm,iss-sim-block-device";
|
/openbmc/u-boot/arch/m68k/cpu/mcf530x/ |
H A D | cpu_init.c | 106 sim_t *sim = (sim_t *)(MMAP_SIM); in cpu_init_f() local 108 out_8(&sim->sypcr, 0x00); in cpu_init_f() 109 out_8(&sim->swivr, 0x0f); in cpu_init_f() 110 out_8(&sim->swsr, 0x00); in cpu_init_f() 111 out_8(&sim->mpark, 0x00); in cpu_init_f()
|
H A D | cpu.c | 14 sim_t *sim = (sim_t *)(MMAP_SIM); in do_reset() local 17 out_8(&sim->sypcr, SYPCR_SWE | SYPCR_SWRI); in do_reset()
|
/openbmc/linux/arch/arm64/boot/dts/qcom/ |
H A D | msm8916-thwc-ufi001c.dts | 44 sim_ctrl_default: sim-ctrl-default-state { 52 sim-en-pins { 59 sim-sel-pins {
|
/openbmc/linux/drivers/iio/common/st_sensors/ |
H A D | st_sensors_spi.c | 63 if (settings->sim.addr) { in st_sensors_configure_spi_3_wire() 65 settings->sim.addr, in st_sensors_configure_spi_3_wire() 66 settings->sim.value in st_sensors_configure_spi_3_wire()
|
/openbmc/linux/drivers/pci/pcie/ |
H A D | aer_inject.c | 220 u32 *sim; in aer_inj_read_config() local 236 sim = find_pci_config_dword(err, where, NULL); in aer_inj_read_config() 237 if (sim) { in aer_inj_read_config() 238 *val = *sim; in aer_inj_read_config() 251 u32 *sim; in aer_inj_write_config() local 268 sim = find_pci_config_dword(err, where, &rw1cs); in aer_inj_write_config() 269 if (sim) { in aer_inj_write_config() 271 *sim ^= val; in aer_inj_write_config() 273 *sim = val; in aer_inj_write_config()
|
/openbmc/linux/drivers/iio/accel/ |
H A D | st_accel_core.c | 191 .sim = { 273 .sim = { 363 .sim = { 435 .sim = { 508 .sim = { 580 .sim = { 637 .sim = { 712 .sim = { 793 .sim = { 921 .sim = { [all …]
|
/openbmc/linux/arch/powerpc/tools/ |
H A D | unrel_branch_check.sh | 24 sim=0x$($nm -p "$vmlinux" | 65 if [ "$to" = "$sim" ]; then
|
/openbmc/u-boot/board/sysam/amcore/ |
H A D | amcore.c | 21 sim_t *sim = (sim_t *)(MMAP_SIM); in init_lcd() local 23 out_be16(&sim->par, 0x300); in init_lcd()
|
/openbmc/openpower-hw-diags/test/ |
H A D | pdbg-sim-only.cpp | 46 int rc = sim::ScomAccess::getSingleton().get(i_target, i_addr, o_val); in getScom() 66 int rc = sim::CfamAccess::getSingleton().get(i_target, i_addr, o_val); in getCfam()
|
H A D | test-pdbg-dts.cpp | 178 sim::ScomAccess& scom = sim::ScomAccess::getSingleton(); in TEST() 212 sim::CfamAccess& cfam = sim::CfamAccess::getSingleton(); in TEST()
|
H A D | test-tod-step-check-fault.cpp | 26 sim::ScomAccess& scom = sim::ScomAccess::getSingleton(); in TEST()
|
/openbmc/qemu/docs/system/ |
H A D | target-xtensa.rst | 10 - Xtensa emulator pseudo board \"sim\" 14 The sim pseudo board emulation provides an environment similar to one
|
/openbmc/qemu/tests/tcg/cris/ |
H A D | Makefile.target | 54 CRIS_RUNS_ON_SIM=$(patsubst %, %-on-sim, $(CRIS_RUNS)) 58 run-%-on-sim:
|
H A D | README | 1 Test-suite for the cris port. Heavily based on the test-suite for the CRIS port of sim by Hans-Pete…
|
/openbmc/linux/drivers/iio/pressure/ |
H A D | st_pressure_core.c | 293 .sim = { 343 .sim = { 410 .sim = { 479 .sim = { 548 .sim = { 618 .sim = {
|
/openbmc/qemu/docs/system/openrisc/ |
H A D | or1k-sim.rst | 22 $ qemu-system-or1k -cpu or1220 -M or1k-sim -nographic \ 37 The ``or1k-sim`` board automatically generates a device tree blob ("dtb")
|
/openbmc/openbmc/poky/meta/recipes-devtools/gcc/ |
H A D | gcc-testsuite.inc | 39 content.append('load_generic_config "sim"') 40 content.append('load_base_board_description "basic-sim"') 69 content.append('set_board_info sim "{0}"'.format(qemu_binary)) 70 content.append('set_board_info sim,options "{0}"'.format(" ".join(args)))
|
/openbmc/linux/drivers/iio/gyro/ |
H A D | st_gyro_core.c | 137 .sim = { 215 .sim = { 289 .sim = { 363 .sim = {
|