| /openbmc/qemu/hw/net/ |
| H A D | xgmac.c | 269 qemu_set_irq(s->sbd_irq, !!stat); in enet_update_irq()
|
| H A D | stellaris_enet.c | 159 qemu_set_irq(s->irq, (s->ris & s->im) != 0); in stellaris_enet_update()
|
| /openbmc/qemu/hw/arm/ |
| H A D | pxa2xx_gpio.c | 147 qemu_set_irq(s->handler[line], (level >> bit) & 1); in pxa2xx_gpio_handler_update()
|
| H A D | armsse.c | 631 qemu_set_irq(destirq, level); in irq_status_forwarder()
880 qemu_set_irq(irqarray[n], level); in armsse_exp_irq()
886 qemu_set_irq(s->mpcexp_status_in[n], level); in armsse_mpcexp_status()
|
| /openbmc/qemu/hw/sd/ |
| H A D | bcm2835_sdhost.c | 109 qemu_set_irq(s->irq, !!irq); in DECLARE_INSTANCE_CHECKER()
|
| H A D | sd.c | 749 qemu_set_irq(sd->inserted_cb, inserted); in sd_cardchange()
751 qemu_set_irq(sd->readonly_cb, readonly); in sd_cardchange()
875 qemu_set_irq(readonly, sd->blk ? !blk_is_writable(sd->blk) : 0); in sd_set_cb()
876 qemu_set_irq(insert, sd->blk ? blk_is_inserted(sd->blk) : 0); in sd_set_cb()
|
| /openbmc/qemu/hw/isa/ |
| H A D | vt82c686.c | 653 qemu_set_irq(s->isa_irqs_in[irq], !!s->irq_state[irq]); in via_isa_set_irq()
664 qemu_set_irq(s->cpu_intr, level); in via_isa_request_i8259_irq()
|
| /openbmc/qemu/system/ |
| H A D | qtest.c | 316 qemu_set_irq(old_irq, level); in qtest_irq_handler()
485 qemu_set_irq(irq, level); in qtest_process_command()
|
| /openbmc/qemu/hw/ssi/ |
| H A D | xlnx-versal-ospi.c | 366 qemu_set_irq(s->irq, !!(s->regs[R_IRQ_STATUS_REG] & in ospi_update_irq_line()
569 qemu_set_irq(s->cs_lines[i], cs != i); in ospi_ahb_decoder_enable_cs()
609 qemu_set_irq(s->cs_lines[i], cs); in ospi_update_cs_lines()
627 qemu_set_irq(s->cs_lines[i], 1); in ospi_disable_cs()
|
| H A D | xilinx_spips.c | 236 qemu_set_irq(s->cs_lines[i], !new_state); in xilinx_spips_update_cs()
330 qemu_set_irq(s->irq, s->irqline); in xilinx_spips_update_ixr()
361 qemu_set_irq(XILINX_SPIPS(s)->irq, s->gqspi_irqline); in xlnx_zynqmp_qspips_update_ixr()
|
| /openbmc/qemu/hw/i386/ |
| H A D | x86.c | 615 qemu_set_irq(s->i8259_irq[n], level); in gsi_handler()
630 qemu_set_irq(s->ioapic_irq[n], level); in gsi_handler()
634 qemu_set_irq(s->ioapic2_irq[n - IO_APIC_SECONDARY_IRQBASE], level); in gsi_handler()
|
| /openbmc/qemu/hw/dma/ |
| H A D | xlnx-zynq-devcfg.c | 138 qemu_set_irq(s->irq, ~s->regs[R_INT_MASK] & s->regs[R_INT_STS]); in xlnx_zynq_devcfg_update_ixr()
|
| /openbmc/qemu/hw/timer/ |
| H A D | nrf51_timer.c | 95 qemu_set_irq(s->irq, flag); in update_irq()
|
| H A D | omap_gptimer.c | 99 qemu_set_irq(timer->out, level); in omap_gp_timer_out()
|
| /openbmc/qemu/hw/misc/ |
| H A D | arm_sysctl.c | 470 qemu_set_irq(s->pl110_mux_ctrl, val & 3); in arm_sysctl_write()
|
| H A D | aspeed_lpc.c | 308 qemu_set_irq(s->irq, !!s->subdevice_irqs_pending); in aspeed_lpc_set_irq()
|
| H A D | npcm7xx_mft.c | 310 qemu_set_irq(s->irq, irq_level); in npcm7xx_mft_capture()
|
| H A D | xlnx-versal-crl.c | 31 qemu_set_irq(s->irq, pending); in crl_update_irq()
|
| H A D | mac_via.c | 877 qemu_set_irq(v1s->auxmode_irq, irq); in via1_auxmode_update()
1394 qemu_set_irq(irq, !level); in via2_nubus_irq_request()
|
| /openbmc/qemu/hw/intc/ |
| H A D | arm_gicv3_cpuif.c | 495 qemu_set_irq(cs->parent_vfiq, fiqlevel); in gicv3_cpuif_virt_irq_fiq_update()
496 qemu_set_irq(cs->parent_virq, irqlevel); in gicv3_cpuif_virt_irq_fiq_update()
530 qemu_set_irq(cpu->gicv3_maintenance_interrupt, maintlevel); in gicv3_cpuif_virt_update()
979 qemu_set_irq(cs->parent_fiq, fiqlevel); in gicv3_cpuif_update()
980 qemu_set_irq(cs->parent_irq, irqlevel); in gicv3_cpuif_update()
|
| /openbmc/qemu/hw/pci-host/ |
| H A D | mv64361.c | 77 qemu_set_irq(s->irq[n], level); in mv64361_pcihost_set_irq()
366 qemu_set_irq(s->cpu_irq, level); in mv64361_update_irq()
|
| H A D | raven.c | 215 qemu_set_irq(s->pci_irqs[irq_num], level); in raven_set_irq()
|
| /openbmc/qemu/hw/adc/ |
| H A D | aspeed_adc.c | 340 qemu_set_irq(s->irq, !!pending); in aspeed_adc_set_irq()
|
| /openbmc/qemu/hw/char/ |
| H A D | pl011.c | 120 qemu_set_irq(s->irq[i], (flags & irqmask[i]) != 0); in pl011_update()
|
| /openbmc/qemu/docs/devel/ |
| H A D | reset.rst | 162 qemu_set_irq(mydev->irq, 1);
174 qemu_set_irq(mydev->irq, 0);
|