Home
last modified time | relevance | path

Searched refs:pll_a (Results 26 – 50 of 51) sorted by relevance

123

/openbmc/linux/arch/arm/boot/dts/nvidia/
H A Dtegra20-paz00.dts689 clock-names = "pll_a", "pll_a_out0", "mclk";
H A Dtegra124-nyan.dtsi796 clock-names = "pll_a", "pll_a_out0", "mclk";
H A Dtegra20-harmony.dts761 clock-names = "pll_a", "pll_a_out0", "mclk";
H A Dtegra20-colibri.dtsi776 clock-names = "pll_a", "pll_a_out0", "mclk";
H A Dtegra20-seaboard.dts920 clock-names = "pll_a", "pll_a_out0", "mclk";
H A Dtegra30-colibri.dtsi1057 clock-names = "pll_a", "pll_a_out0", "mclk";
H A Dtegra20-asus-tf101.dts1205 clock-names = "pll_a", "pll_a_out0", "mclk";
H A Dtegra30-apalis.dtsi1179 clock-names = "pll_a", "pll_a_out0", "mclk";
H A Dtegra30-apalis-v1.1.dtsi1196 clock-names = "pll_a", "pll_a_out0", "mclk";
H A Dtegra114-dalmore.dts1281 clock-names = "pll_a", "pll_a_out0", "mclk";
H A Dtegra124-venice2.dts1248 clock-names = "pll_a", "pll_a_out0", "mclk";
H A Dtegra30-asus-nexus7-grouper-common.dtsi1225 clock-names = "pll_a", "pll_a_out0", "mclk";
H A Dtegra30-asus-transformer-common.dtsi1685 clock-names = "pll_a", "pll_a_out0", "mclk";
H A Dtegra20-acer-a500-picasso.dts1437 clock-names = "pll_a", "pll_a_out0", "mclk";
H A Dtegra30-beaver.dts2132 clock-names = "pll_a", "pll_a_out0", "mclk";
H A Dtegra124-jetson-tk1.dts2044 clock-names = "pll_a", "pll_a_out0", "mclk";
H A Dtegra124-apalis-v1.2.dtsi2039 clock-names = "pll_a", "pll_a_out0", "mclk";
H A Dtegra124-apalis.dtsi2031 clock-names = "pll_a", "pll_a_out0", "mclk";
H A Dtegra30-pegatron-chagall.dts2766 clock-names = "pll_a", "pll_a_out0", "mclk";
/openbmc/u-boot/arch/arm/dts/
H A Dtegra20-harmony.dts812 clock-names = "pll_a", "pll_a_out0", "mclk";
H A Dtegra20-seaboard.dts982 clock-names = "pll_a", "pll_a_out0", "mclk";
H A Dtegra124-apalis.dts2144 clock-names = "pll_a", "pll_a_out0", "mclk";
/openbmc/linux/arch/arm64/boot/dts/nvidia/
H A Dtegra210.dtsi2021 clock-names = "pll_a", "plla_out0";
H A Dtegra186.dtsi2059 clock-names = "pll_a", "plla_out0";
H A Dtegra194.dtsi3120 clock-names = "pll_a", "plla_out0";

123