| /openbmc/u-boot/drivers/soc/keystone/ |
| H A D | keystone_serdes.c | 157 base + SERDES_PLL_CTL_REG); in ks2_serdes_pll_enable()
163 ks2_serdes_rmw(base + SERDES_LANE_REG_028(lane), in ks2_serdes_lane_reset()
166 ks2_serdes_rmw(base + SERDES_LANE_REG_028(lane), in ks2_serdes_lane_reset()
170 static void ks2_serdes_lane_enable(u32 base, in ks2_serdes_lane_enable() argument
174 ks2_serdes_lane_reset(base, 0, lane); in ks2_serdes_lane_enable()
178 base + SERDES_LANE_CTL_STATUS_REG(lane)); in ks2_serdes_lane_enable()
182 ks2_serdes_rmw(base + SERDES_LANE_REG_000(lane), in ks2_serdes_lane_enable()
200 ks2_serdes_init_cfg(base, &cfgs[i], num_lanes); in ks2_serdes_init()
202 ks2_serdes_cmu_comlane_enable(base, serdes); in ks2_serdes_init()
204 ks2_serdes_lane_enable(base, serdes, i); in ks2_serdes_init()
[all …]
|
| /openbmc/linux/tools/perf/tests/attr/ |
| H A D | test-stat-detailed-1 | 8 [event1:base-stat]
14 [event2:base-stat]
20 [event3:base-stat]
26 [event4:base-stat]
32 [event5:base-stat]
39 [event6:base-stat]
46 [event7:base-stat]
53 [event8:base-stat]
60 [event9:base-stat]
67 [event10:base-stat]
[all …]
|
| H A D | test-stat-default | 7 [event1:base-stat]
13 [event2:base-stat]
19 [event3:base-stat]
25 [event4:base-stat]
31 [event5:base-stat]
38 [event6:base-stat]
44 [event7:base-stat]
51 [event8:base-stat]
58 [event9:base-stat]
65 [event10:base-stat]
[all …]
|
| /openbmc/linux/arch/sparc/kernel/ |
| H A D | kstack.h | 13 unsigned long base = (unsigned long) tp; in kstack_valid() local
19 if (sp >= (base + sizeof(struct thread_info)) && in kstack_valid()
24 base = (unsigned long) hardirq_stack[tp->cpu]; in kstack_valid()
25 if (sp >= base && in kstack_valid()
28 base = (unsigned long) softirq_stack[tp->cpu]; in kstack_valid()
29 if (sp >= base && in kstack_valid()
39 unsigned long base = (unsigned long) tp; in kstack_is_trap_frame() local
42 if (addr >= base && in kstack_is_trap_frame()
47 base = (unsigned long) hardirq_stack[tp->cpu]; in kstack_is_trap_frame()
48 if (addr >= base && in kstack_is_trap_frame()
[all …]
|
| /openbmc/linux/drivers/gpu/drm/ |
| H A D | drm_displayid.c | 15 if (sizeof(*base) > length - index) in displayid_get_header()
20 return base; in displayid_get_header()
31 if (IS_ERR(base)) in validate_displayid()
32 return base; in validate_displayid()
35 base->rev, base->bytes, base->prod_id, base->ext_count); in validate_displayid()
38 dispid_length = sizeof(*base) + base->bytes + 1; in validate_displayid()
49 return base; in validate_displayid()
67 if (IS_ERR(base)) in drm_find_displayid_extension()
70 *length = *idx + sizeof(*base) + base->bytes; in drm_find_displayid_extension()
144 if (!IS_ERR(base)) { in __displayid_iter_next()
[all …]
|
| /openbmc/linux/drivers/usb/phy/ |
| H A D | phy-tegra-usb.c | 223 void __iomem *base = phy->regs; in set_pts() local
242 void __iomem *base = phy->regs; in set_phcd() local
419 void __iomem *base = phy->regs; in utmi_phy_clk_disable() local
451 void __iomem *base = phy->regs; in utmi_phy_clk_enable() local
486 void __iomem *base = phy->regs; in utmi_phy_power_on() local
651 void __iomem *base = phy->regs; in utmi_phy_power_off() local
716 void __iomem *base = phy->regs; in utmi_phy_preresume() local
726 void __iomem *base = phy->regs; in utmi_phy_postresume() local
737 void __iomem *base = phy->regs; in utmi_phy_restore_start() local
757 void __iomem *base = phy->regs; in utmi_phy_restore_end() local
[all …]
|
| /openbmc/linux/arch/arm/mm/ |
| H A D | cache-l2x0.c | 203 __l2c210_cache_sync(base); in l2c210_inv_range()
212 __l2c210_cache_sync(base); in l2c210_clean_range()
221 __l2c210_cache_sync(base); in l2c210_flush_range()
231 __l2c210_cache_sync(base); in l2c210_flush_all()
279 __l2c_op_way(base + reg); in l2c220_op_way()
280 __l2c220_cache_sync(base); in l2c220_op_way()
543 l2c_save(base); in l2c310_save()
572 l2c_configure(base); in l2c310_configure()
899 l2x0_base = base; in l2x0_init()
1716 l2c_save(base); in tauros3_save()
[all …]
|
| /openbmc/linux/arch/arm/mach-s3c/ |
| H A D | pm-gpio.c | 35 void __iomem *base = chip->base; in samsung_gpio_pm_1bit_resume() local
48 __raw_writel(gpcon, base + OFFS_CON); in samsung_gpio_pm_1bit_resume()
52 __raw_writel(gps_gpdat, base + OFFS_DAT); in samsung_gpio_pm_1bit_resume()
53 __raw_writel(gps_gpcon, base + OFFS_CON); in samsung_gpio_pm_1bit_resume()
122 void __iomem *base = chip->base; in samsung_gpio_pm_2bit_resume() local
175 __raw_writel(gpcon, base + OFFS_CON); in samsung_gpio_pm_2bit_resume()
258 void __iomem *base = chip->base; in samsung_gpio_pm_4bit_resume() local
270 old_gpcon[0] = __raw_readl(base - 4); in samsung_gpio_pm_4bit_resume()
287 __raw_readl(base - 4), in samsung_gpio_pm_4bit_resume()
288 __raw_readl(base + OFFS_CON), in samsung_gpio_pm_4bit_resume()
[all …]
|
| /openbmc/linux/drivers/gpu/drm/nouveau/nvkm/subdev/i2c/ |
| H A D | auxgm200.c | 28 struct nvkm_i2c_aux base; member
80 struct nvkm_i2c *i2c = aux->base.pad->i2c; in gm200_i2c_aux_xfer()
82 const u32 base = aux->ch * 0x50; in gm200_i2c_aux_xfer() local
93 stat = nvkm_rd32(device, 0x00d958 + base); in gm200_i2c_aux_xfer()
95 AUX_TRACE(&aux->base, "sink not detected"); in gm200_i2c_aux_xfer()
110 ctrl = nvkm_rd32(device, 0x00d954 + base); in gm200_i2c_aux_xfer()
114 nvkm_wr32(device, 0x00d950 + base, addr); in gm200_i2c_aux_xfer()
129 ctrl = nvkm_rd32(device, 0x00d954 + base); in gm200_i2c_aux_xfer()
132 AUX_ERR(&aux->base, "timeout %08x", ctrl); in gm200_i2c_aux_xfer()
182 *paux = &aux->base; in gm200_i2c_aux_new()
[all …]
|
| H A D | busgf119.c | 28 struct nvkm_i2c_bus base; member
33 gf119_i2c_bus_drive_scl(struct nvkm_i2c_bus *base, int state) in gf119_i2c_bus_drive_scl() argument
35 struct gf119_i2c_bus *bus = gf119_i2c_bus(base); in gf119_i2c_bus_drive_scl()
43 struct gf119_i2c_bus *bus = gf119_i2c_bus(base); in gf119_i2c_bus_drive_sda()
49 gf119_i2c_bus_sense_scl(struct nvkm_i2c_bus *base) in gf119_i2c_bus_sense_scl() argument
51 struct gf119_i2c_bus *bus = gf119_i2c_bus(base); in gf119_i2c_bus_sense_scl()
57 gf119_i2c_bus_sense_sda(struct nvkm_i2c_bus *base) in gf119_i2c_bus_sense_sda() argument
59 struct gf119_i2c_bus *bus = gf119_i2c_bus(base); in gf119_i2c_bus_sense_sda()
65 gf119_i2c_bus_init(struct nvkm_i2c_bus *base) in gf119_i2c_bus_init() argument
67 struct gf119_i2c_bus *bus = gf119_i2c_bus(base); in gf119_i2c_bus_init()
[all …]
|
| /openbmc/u-boot/drivers/serial/ |
| H A D | serial_linflexuart.c | 48 __raw_writel(ibr, &base->linibrr); in _linflex_serial_setbrg()
49 __raw_writel(fbr, &base->linfbrr); in _linflex_serial_setbrg()
62 c = __raw_readl(&base->bdrm); in _linflex_serial_getc()
64 &base->uartsr); in _linflex_serial_getc()
70 __raw_writeb(c, &base->bdrl); in _linflex_serial_putc()
76 __raw_writeb((__raw_readb(&base->uartsr) | UARTSR_DTF), &base->uartsr); in _linflex_serial_putc()
91 __raw_writel(ctrl, &base->lincr1); in _linflex_serial_init()
95 __raw_writel(ctrl, &base->lincr1); in _linflex_serial_init()
111 ctrl = __raw_readl(&base->lincr1); in _linflex_serial_init()
205 linflex_serial_init_internal(base); in _debug_uart_init()
[all …]
|
| H A D | serial_pic32.c | 40 void __iomem *base; member
57 writel(UART_TX_BRK, base + U_STASET); in pic32_serial_init()
60 writel(0, base + U_MOD); in pic32_serial_init()
61 writel(0, base + U_STA); in pic32_serial_init()
64 writel(div - 1, base + U_BRG); in pic32_serial_init()
70 writel(UART_ENABLE, base + U_MODSET); in pic32_serial_init()
78 if (readl(base + U_STA) & UART_RX_OVER) { in pic32_uart_pending_input()
79 readl(base + U_RXR); in pic32_uart_pending_input()
82 writel(UART_RX_OVER, base + U_STACLR); in pic32_uart_pending_input()
117 writel(ch, priv->base + U_TXR); in pic32_uart_putc()
[all …]
|
| /openbmc/linux/drivers/mtd/chips/ |
| H A D | cfi_probe.c | 39 #define xip_allowed(base, map) \ argument
41 (void) map_read(map, base); \
49 xip_allowed(base, map); \
101 if ((base + 0) >= map->size) { in cfi_probe_chip()
116 xip_enable(base, map, cfi); in cfi_probe_chip()
143 xip_allowed(base, map); in cfi_probe_chip()
155 xip_allowed(base, map); in cfi_probe_chip()
170 xip_allowed(base, map); in cfi_probe_chip()
199 __u32 base = 0; in cfi_chip_setup() local
204 xip_enable(base, map, cfi); in cfi_chip_setup()
[all …]
|
| /openbmc/linux/drivers/scsi/ |
| H A D | fdomain.c | 112 int base; member
125 outb(0, fd->base + REG_BCTL); in fdomain_make_bus_idle()
126 outb(0, fd->base + REG_MCTL); in fdomain_make_bus_idle()
130 fd->base + REG_ACTL); in fdomain_make_bus_idle()
176 outb(0, base + REG_BCTL); in fdomain_reset()
178 outb(0, base + REG_MCTL); in fdomain_reset()
466 fdomain_reset(fd->base); in fdomain_host_reset()
529 fdomain_reset(base); in fdomain_create()
547 sh->io_port = base; in fdomain_create()
551 fd->base = base; in fdomain_create()
[all …]
|
| /openbmc/linux/drivers/gpu/drm/msm/dsi/phy/ |
| H A D | dsi_phy_10nm.c | 185 void __iomem *base = pll->phy->pll_base; in dsi_pll_ssc_commit() local
209 void __iomem *base = pll->phy->pll_base; in dsi_pll_config_hzindep_reg() local
238 void __iomem *base = pll->phy->pll_base; in dsi_pll_commit() local
386 dsi_phy_write(pll_10nm->slave->phy->base + in dsi_pll_10nm_vco_prepare()
424 void __iomem *base = pll_10nm->phy->pll_base; in dsi_pll_10nm_vco_recalc_rate() local
488 void __iomem *phy_base = pll_10nm->phy->base; in dsi_10nm_pll_save_state()
545 void __iomem *base = phy->base; in dsi_10nm_set_usecase() local
663 }), 4, 0, pll_10nm->phy->base + in pll_10nm_register()
724 void __iomem *base = phy->base; in dsi_phy_hw_v3_0_is_pll_on() local
810 void __iomem *base = phy->base; in dsi_10nm_phy_enable() local
[all …]
|
| /openbmc/linux/arch/arm/common/ |
| H A D | scoop.c | 32 void __iomem *base; member
58 gpwr = ioread16(sdev->base + SCOOP_GPWR); in __scoop_gpio_set()
127 return ioread16(sdev->base + reg); in read_scoop_reg()
133 iowrite16(data, sdev->base + reg); in write_scoop_reg()
145 mcr = ioread16(sdev->base + SCOOP_MCR); in check_scoop_reg()
194 if (!devptr->base) { in scoop_probe()
212 devptr->gpio.base = -1; in scoop_probe()
216 devptr->gpio.base = inf->gpio_base; in scoop_probe()
233 iounmap(devptr->base); in scoop_probe()
243 if (sdev->gpio.base != -1) in scoop_remove()
[all …]
|
| /openbmc/linux/net/sunrpc/ |
| H A D | socklib.c | 99 len -= base; in xdr_partial_copy_from_skb()
104 base = 0; in xdr_partial_copy_from_skb()
106 base -= len; in xdr_partial_copy_from_skb()
111 base -= pglen; in xdr_partial_copy_from_skb()
115 pglen -= base; in xdr_partial_copy_from_skb()
136 if (base) { in xdr_partial_copy_from_skb()
137 len -= base; in xdr_partial_copy_from_skb()
141 base = 0; in xdr_partial_copy_from_skb()
156 if (base < len) in xdr_partial_copy_from_skb()
294 base = 0; in xprt_sock_sendmsg()
[all …]
|
| /openbmc/linux/drivers/gpu/drm/amd/display/dc/dcn301/ |
| H A D | dcn301_resource.c | 721 return &dpp->base; in dcn301_dpp_create()
740 return &opp->base; in dcn301_opp_create()
808 return &mpc30->base; in dcn301_mpc_create()
959 return &vpg3->base; in dcn301_vpg_create()
1011 return &enc1->base; in dcn301_stream_encoder_create()
1070 pool->base.ipps[i]->funcs->ipp_destroy(&pool->base.ipps[i]); in dcn301_destruct()
1097 pool->base.opps[i]->funcs->opp_destroy(&pool->base.opps[i]); in dcn301_destruct()
1234 return &dsc->base; in dcn301_dsc_create()
1420 pool->base.pipe_count = pool->base.res_cap->num_timing_generator; in dcn301_resource_construct()
1421 pool->base.mpcc_count = pool->base.res_cap->num_timing_generator; in dcn301_resource_construct()
[all …]
|
| /openbmc/linux/arch/arm/include/asm/ |
| H A D | cti.h | 50 void __iomem *base; member
67 void __iomem *base, int irq, int trig_out) in cti_init() argument
69 cti->base = base; in cti_init()
87 void __iomem *base = cti->base; in cti_map_trigger() local
90 val = __raw_readl(base + CTIINEN + trig_in * 4); in cti_map_trigger()
92 __raw_writel(val, base + CTIINEN + trig_in * 4); in cti_map_trigger()
107 __raw_writel(0x1, cti->base + CTICONTROL); in cti_enable()
118 __raw_writel(0, cti->base + CTICONTROL); in cti_disable()
129 void __iomem *base = cti->base; in cti_irq_ack() local
132 val = __raw_readl(base + CTIINTACK); in cti_irq_ack()
[all …]
|
| /openbmc/linux/kernel/time/ |
| H A D | hrtimer.c | 172 base = READ_ONCE(timer->base); in lock_hrtimer_base()
175 if (likely(base == timer->base)) in lock_hrtimer_base()
210 return base; in get_target_base()
261 WRITE_ONCE(timer->base, base); in switch_hrtimer_base()
286 struct hrtimer_clock_base *base = timer->base; in lock_hrtimer_base() local
813 struct hrtimer_clock_base *base = timer->base; in hrtimer_reprogram() local
1090 base->cpu_base->active_bases |= 1 << base->index; in enqueue_hrtimer()
1550 int base; in __hrtimer_init() local
1577 timer->base = &cpu_base->clock_base[base]; in __hrtimer_init()
1614 base = READ_ONCE(timer->base); in hrtimer_active()
[all …]
|
| /openbmc/linux/arch/mips/alchemy/common/ |
| H A D | vss.c | 25 void __iomem *base = (void __iomem *)VSS_ADDR(block); in __enable_block() local
34 __raw_writel(0x01, base + VSS_FTR); in __enable_block()
36 __raw_writel(0x03, base + VSS_FTR); in __enable_block()
38 __raw_writel(0x07, base + VSS_FTR); in __enable_block()
40 __raw_writel(0x0f, base + VSS_FTR); in __enable_block()
46 __raw_writel(2, base + VSS_CLKRST); /* deassert reset */ in __enable_block()
56 void __iomem *base = (void __iomem *)VSS_ADDR(block); in __disable_block() local
60 __raw_writel(0, base + VSS_GATE); /* disable FSM */ in __disable_block()
62 __raw_writel(3, base + VSS_CLKRST); /* assert reset */ in __disable_block()
64 __raw_writel(1, base + VSS_CLKRST); /* disable clock */ in __disable_block()
[all …]
|
| /openbmc/linux/drivers/gpu/drm/nouveau/nvkm/subdev/volt/ |
| H A D | gk20a.c | 93 gk20a_volt_vid_get(struct nvkm_volt *base) in gk20a_volt_vid_get() argument
100 for (i = 0; i < volt->base.vid_nr; i++) in gk20a_volt_vid_get()
101 if (volt->base.vid[i].uv >= uv) in gk20a_volt_vid_get()
123 int target_uv = volt->base.vid[id].uv; in gk20a_volt_set_id()
131 ret = gk20a_volt_vid_set(&volt->base, volt->base.vid[id].vid); in gk20a_volt_set_id()
161 volt->base.vid_nr = nb_coefs; in gk20a_volt_ctor()
162 for (i = 0; i < volt->base.vid_nr; i++) { in gk20a_volt_ctor()
163 volt->base.vid[i].vid = i; in gk20a_volt_ctor()
164 volt->base.vid[i].uv = max( in gk20a_volt_ctor()
168 volt->base.vid[i].vid, volt->base.vid[i].uv); in gk20a_volt_ctor()
[all …]
|
| /openbmc/linux/drivers/atm/ |
| H A D | nicstarmac.c | 106 writel((val),(base)+(reg))
108 readl((base)+(reg))
117 u_int32_t nicstar_read_eprom_status(virt_addr_t base)
127 NICSTAR_REG_WRITE(base, NICSTAR_REG_GENERAL_PURPOSE,
137 NICSTAR_REG_WRITE(base, NICSTAR_REG_GENERAL_PURPOSE,
141 NICSTAR_REG_WRITE(base, NICSTAR_REG_GENERAL_PURPOSE,
202 static void nicstar_init_eprom(virt_addr_t base) in nicstar_init_eprom() argument
211 NICSTAR_REG_WRITE(base, NICSTAR_REG_GENERAL_PURPOSE, in nicstar_init_eprom()
215 NICSTAR_REG_WRITE(base, NICSTAR_REG_GENERAL_PURPOSE, in nicstar_init_eprom()
234 nicstar_read_eprom(virt_addr_t base, in nicstar_read_eprom() argument
[all …]
|
| /openbmc/linux/arch/powerpc/kernel/ |
| H A D | btext.c | 254 unsigned char *base; in calc_base() local
256 base = logicalDisplayBase; in calc_base()
257 if (!base) in calc_base()
258 base = dispDeviceBase; in calc_base()
261 return base; in calc_base()
304 unsigned int *ptr = base; in btext_clearscreen()
321 unsigned int *ptr = base; in btext_flushscreen()
340 unsigned int *ptr = base; in btext_flushline()
427 base = (unsigned int *) ((char *)base + rb); in draw_byte_32()
445 base = (unsigned int *) ((char *)base + rb); in draw_byte_16()
[all …]
|
| /openbmc/linux/drivers/i3c/master/mipi-i3c-hci/ |
| H A D | ext_caps.c | 70 u32 header = readl(base); in hci_extcap_xfer_modes()
76 base += 4; /* skip header */ in hci_extcap_xfer_modes()
78 u32 mode_entry = readl(base); in hci_extcap_xfer_modes()
82 base += 4; in hci_extcap_xfer_modes()
90 u32 header = readl(base); in hci_extcap_xfer_rates()
95 base += 4; /* skip header */ in hci_extcap_xfer_rates()
99 rate_entry = readl(base); in hci_extcap_xfer_rates()
110 base += 4; in hci_extcap_xfer_rates()
126 hci->AUTOCMD_regs = base; in hci_extcap_auto_command()
133 hci->DEBUG_regs = base; in hci_extcap_debug()
[all …]
|