Home
last modified time | relevance | path

Searched refs:RAM (Results 151 – 175 of 670) sorted by relevance

12345678910>>...27

/openbmc/linux/Documentation/devicetree/bindings/dma/
H A Dfsl,imx-sdma.yaml60 description: Should contain the full path of SDMA RAM scripts firmware.
129 description: The phandle to the On-chip RAM (OCRAM) node.
/openbmc/linux/arch/arm/mm/
H A Dproc-arm940.S295 ldr r0, =(CONFIG_DRAM_BASE & 0xFFFFF000) @ base[31:12] of RAM
296 ldr r7, =CONFIG_DRAM_SIZE >> 12 @ size of RAM (must be >= 4KB)
298 mcr p15, 0, r3, c6, c1, 0 @ set area 1, RAM
/openbmc/qemu/docs/devel/
H A Dsecure-coding-practices.rst101 Guests with multiple vCPUs may modify guest RAM while device emulation code is
102 running. Device emulation code must copy in descriptors and other guest RAM
105 crash when a vCPU thread modifies guest RAM while device emulation is
/openbmc/linux/arch/arm64/boot/dts/freescale/
H A Dimx8mn-tqma8mqnl.dtsi14 /* our minimum RAM config will be 1024 MiB */
44 /* 1024 - 128 MiB, our minimum RAM config will be 1024 MiB */
146 /* V_1V1 -> RAM, ... must not be changed */
H A Dimx8mm-tqma8mqml.dtsi15 /* our minimum RAM config will be 1024 MiB */
46 /* 1024 - 128 MiB, our minimum RAM config will be 1024 MiB */
156 /* V_1V1 -> RAM, ... must not be changed */
/openbmc/linux/Documentation/arch/arm/stm32/
H A Dstm32h743-overview.rst12 - 2MB internal flash, 1MBytes internal RAM
H A Dstm32h750-overview.rst12 - 128K internal flash, 1MBytes internal RAM
H A Dstm32f746-overview.rst12 - 1MB internal flash, 320KBytes internal RAM (+4KB of backup SRAM)
H A Dstm32f769-overview.rst12 - 2MB internal flash, 512KBytes internal RAM (+4KB of backup SRAM)
/openbmc/linux/arch/arm64/boot/dts/ti/
H A Dk3-am6548-iot2050-advanced-pg2.dts10 * 2 GB RAM, 16 GB eMMC, USB-serial converter on connector X30
/openbmc/u-boot/board/freescale/ls1043ardb/
H A DKconfig21 PSCI image can be re-located to secure RAM.
/openbmc/u-boot/arch/arm/cpu/armv8/fsl-layerscape/
H A Dspl.c81 #error Need secure RAM for PPA in board_init_f()
/openbmc/u-boot/arch/arm/mach-zynq/
H A Du-boot-spl.lds50 /* Move BSS section to RAM because of FAT */
/openbmc/linux/arch/arm/boot/dts/marvell/
H A Dkirkwood-ts219-6281.dts16 /* RAM: 0: 256 MB, 1: 512 MB */
H A Dkirkwood-ts219-6282.dts16 /* RAM: 0: 256 MB, 1: 512 MB */
/openbmc/qemu/docs/system/arm/
H A Dvirt.rst41 - large amounts of RAM (at least 255GB, and more if using highmem)
49 - 16MB of secure RAM
114 Set ``on``/``off`` to enable/disable placing devices and RAM in physical
217 - RAM starts at 0x4000_0000
231 the DTB is at the start of RAM (0x4000_0000)
/openbmc/linux/arch/sh/include/mach-kfr2r09/mach/
H A Dpartner-jet-setup.txt5 LIST "zImage (RAM boot)"
6 LIST "This script can be used to boot the kernel from RAM via JTAG:"
/openbmc/qemu/docs/system/
H A Dtarget-openrisc.rst40 bit of hardware, such as small amount of RAM, no PCI or other hard disk, etc.,
45 and large amounts of RAM.
/openbmc/qemu/docs/system/ppc/
H A Dpowermac.rst19 * Non Volatile RAM
/openbmc/docs/architecture/code-update/
H A Dcode-update-diagrams.md63 - [*] In a static layout configuration, the images are stored in RAM and the
/openbmc/openbmc/poky/meta/recipes-core/images/
H A Dcore-image-minimal-initramfs.bb4 the Minimal RAM-based Initial Root Filesystem (initramfs), which finds the \
/openbmc/linux/Documentation/devicetree/bindings/soc/fsl/cpm_qe/
H A Dqe.txt60 * Multi-User RAM (MURAM)
119 * Serial Interface Block RAM(SIRAM)
126 - reg : Address range of SI RAM.
/openbmc/linux/Documentation/devicetree/bindings/clock/
H A Dnvidia,tegra124-dfll.txt20 - look-up table RAM for voltage register values.
80 <0 0x70110200 0 0x100>; /* Look-up table RAM */
109 <0 0x70110200 0 0x100>; /* Look-up table RAM */
/openbmc/linux/Documentation/arch/x86/
H A Dpat.rst39 | API | RAM | ACPI,... | Reserved/Holes |
115 Note that this set of APIs only works with IO (non RAM) regions. If driver
116 wants to export a RAM region, it has to do set_memory_uc() or set_memory_wc()
171 Drivers should use set_memory_[uc|wc|wt] to set access type for RAM ranges.
/openbmc/linux/Documentation/devicetree/bindings/soc/qcom/
H A Dqcom,dcc.yaml30 - description: DCC RAM base

12345678910>>...27