Home
last modified time | relevance | path

Searched refs:CONFIG_SYS_CLK_FREQ (Results 76 – 100 of 178) sorted by relevance

12345678

/openbmc/u-boot/include/configs/
H A Dls1012a_common.h14 #define CONFIG_SYS_CLK_FREQ 125000000 macro
H A Dea20.h25 #define CONFIG_SYS_CLK_FREQ clk_get(DAVINCI_ARM_CLKID) macro
H A DMPC8569MDS.h27 #define CONFIG_SYS_CLK_FREQ 66666666 macro
28 #define CONFIG_DDR_CLK_FREQ CONFIG_SYS_CLK_FREQ
H A Dls2080ardb.h39 #define CONFIG_SYS_CLK_FREQ get_board_sys_clk() macro
41 #define COUNTER_FREQUENCY_REAL (CONFIG_SYS_CLK_FREQ/4)
H A Dls2080aqds.h24 #define CONFIG_SYS_CLK_FREQ get_board_sys_clk() macro
26 #define COUNTER_FREQUENCY_REAL (CONFIG_SYS_CLK_FREQ/4)
H A DMPC8610HPCD.h56 #ifndef CONFIG_SYS_CLK_FREQ
57 #define CONFIG_SYS_CLK_FREQ get_board_sys_clk(0) macro
H A DMPC832XEMDS.h26 #ifndef CONFIG_SYS_CLK_FREQ
27 #define CONFIG_SYS_CLK_FREQ 66000000 macro
H A Dsbc8641d.h68 #ifndef CONFIG_SYS_CLK_FREQ
69 #define CONFIG_SYS_CLK_FREQ get_board_sys_clk(0) macro
H A DBSC9132QDS.h87 #define CONFIG_SYS_CLK_FREQ 100000000 macro
90 #define CONFIG_SYS_CLK_FREQ 100000000 macro
/openbmc/u-boot/arch/arm/cpu/arm920t/imx/
H A Dspeed.c48 return (2*(CONFIG_SYS_CLK_FREQ>>10)*( (mfi<<10) + (mfn<<10)/(mfd+1)))/(pd+1); in get_mcuPLLCLK()
/openbmc/u-boot/board/freescale/c29xpcie/
H A Dspl.c31 gd->bus_clk = CONFIG_SYS_CLK_FREQ * plat_ratio; in board_init_f()
/openbmc/u-boot/configs/
H A Diot_devkit_defconfig9 CONFIG_SYS_CLK_FREQ=16000000
H A Daxs101_defconfig6 CONFIG_SYS_CLK_FREQ=750000000
H A Daxs103_defconfig6 CONFIG_SYS_CLK_FREQ=100000000
H A Dhsdk_defconfig7 CONFIG_SYS_CLK_FREQ=500000000
/openbmc/u-boot/arch/powerpc/cpu/mpc85xx/
H A Dspeed.c76 unsigned long sysclk = CONFIG_SYS_CLK_FREQ; in get_sys_info()
103 sys_info->freq_ddrbus = CONFIG_SYS_CLK_FREQ; in get_sys_info()
570 sys_info->freq_systembus = plat_ratio * CONFIG_SYS_CLK_FREQ; in get_sys_info()
598 sys_info->freq_qe = qe_ratio * CONFIG_SYS_CLK_FREQ; in get_sys_info()
/openbmc/u-boot/board/freescale/t4rdb/
H A Dspl.c32 return CONFIG_SYS_CLK_FREQ; in get_board_sys_clk()
/openbmc/u-boot/board/xes/common/
H A Dfsl_8xxx_pci.c34 uint freq = CONFIG_SYS_CLK_FREQ / 1000 / 1000; in pci_init_board()
/openbmc/u-boot/board/renesas/stout/
H A Dstout.c48 u32 stc = ((1400 / CLK2MHZ(CONFIG_SYS_CLK_FREQ)) - 1) in s_init()
/openbmc/u-boot/board/freescale/t208xrdb/
H A Dt208xrdb.c93 return CONFIG_SYS_CLK_FREQ; in get_board_sys_clk()
H A Dspl.c26 return CONFIG_SYS_CLK_FREQ; in get_board_sys_clk()
/openbmc/u-boot/board/freescale/p1010rdb/
H A Dspl.c42 gd->bus_clk = CONFIG_SYS_CLK_FREQ * plat_ratio; in board_init_f()
/openbmc/u-boot/board/renesas/porter/
H A Dporter.c43 stc = ((1500 / CLK2MHZ(CONFIG_SYS_CLK_FREQ)) - 1) << PLL0_STC_BIT; in s_init()
/openbmc/u-boot/board/renesas/koelsch/
H A Dkoelsch.c43 stc = ((1500 / CLK2MHZ(CONFIG_SYS_CLK_FREQ)) - 1) << PLL0_STC_BIT; in s_init()
/openbmc/u-boot/board/renesas/gose/
H A Dgose.c41 stc = ((1500 / CLK2MHZ(CONFIG_SYS_CLK_FREQ)) - 1) << PLL0_STC_BIT; in s_init()

12345678