Home
last modified time | relevance | path

Searched hist:efdf72ad (Results 1 – 2 of 2) sorted by relevance

/openbmc/linux/arch/arm/mach-tegra/
H A DMakefileefdf72ad Sat Feb 12 20:22:49 CST 2011 Colin Cross <ccross@android.com> ARM: tegra: Add external memory controller driver

The frequency memory bus on Tegra can be adjusted without
disabling accesses to memory by updating the memory
configuration registers from a per-board table, and then
changing the clock frequency. The clock controller and
memory controller have an interlock that prevents the
new memory registers from taking effect until the
clock frequency change.

Acked-by: Olof Johansson <olof@lixom.net>
Signed-off-by: Colin Cross <ccross@android.com>
efdf72ad Sat Feb 12 20:22:49 CST 2011 Colin Cross <ccross@android.com> ARM: tegra: Add external memory controller driver

The frequency memory bus on Tegra can be adjusted without
disabling accesses to memory by updating the memory
configuration registers from a per-board table, and then
changing the clock frequency. The clock controller and
memory controller have an interlock that prevents the
new memory registers from taking effect until the
clock frequency change.

Acked-by: Olof Johansson <olof@lixom.net>
Signed-off-by: Colin Cross <ccross@android.com>
H A DKconfigefdf72ad Sat Feb 12 20:22:49 CST 2011 Colin Cross <ccross@android.com> ARM: tegra: Add external memory controller driver

The frequency memory bus on Tegra can be adjusted without
disabling accesses to memory by updating the memory
configuration registers from a per-board table, and then
changing the clock frequency. The clock controller and
memory controller have an interlock that prevents the
new memory registers from taking effect until the
clock frequency change.

Acked-by: Olof Johansson <olof@lixom.net>
Signed-off-by: Colin Cross <ccross@android.com>
efdf72ad Sat Feb 12 20:22:49 CST 2011 Colin Cross <ccross@android.com> ARM: tegra: Add external memory controller driver

The frequency memory bus on Tegra can be adjusted without
disabling accesses to memory by updating the memory
configuration registers from a per-board table, and then
changing the clock frequency. The clock controller and
memory controller have an interlock that prevents the
new memory registers from taking effect until the
clock frequency change.

Acked-by: Olof Johansson <olof@lixom.net>
Signed-off-by: Colin Cross <ccross@android.com>