Home
last modified time | relevance | path

Searched hist:ecd9c5cd (Results 1 – 1 of 1) sorted by relevance

/openbmc/linux/drivers/net/ethernet/mellanox/mlx5/core/steering/
H A Ddr_icm_pool.cecd9c5cd Wed Dec 29 14:22:05 CST 2021 Yevgeny Kliteynik <kliteyn@nvidia.com> net/mlx5: DR, Fix the threshold that defines when pool sync is initiated

When deciding whether to start syncing and actually free all the "hot"
ICM chunks, we need to consider the type of the ICM chunks that we're
dealing with. For instance, the amount of available ICM for MODIFY_ACTION
is significantly lower than the usual STE ICM, so the threshold should
account for that - otherwise we can deplete MODIFY_ACTION memory just by
creating and deleting the same modify header action in a continuous loop.

This patch replaces the hard-coded threshold with a dynamic value.

Fixes: 1c58651412bb ("net/mlx5: DR, ICM memory pools sync optimization")
Signed-off-by: Yevgeny Kliteynik <kliteyn@nvidia.com>
Reviewed-by: Alex Vesker <valex@nvidia.com>
Signed-off-by: Saeed Mahameed <saeedm@nvidia.com>